## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

## Load Switch ICs

## BD6520F BD6522F

## -General Description

This power switch for expansion module is a power management switch having one circuit of N-channel Power MOSFET. The typical value of ON Resistance of the switch is as low as $50 \mathrm{~m} \Omega$. The switch turns on smoothly by the built-in charge pump, therefore, it is possible to reduce inrush current at switch on; Soft start control by external capacitor is available. Furthermore, it contains the following circuit: Under voltage lockout circuit, thermal shutdown circuit and a circuit that discharges electric charge from capacitive load at switch off.

## -Features

- Low on resistance ( $50 \mathrm{~m} \Omega$, Typ.) N-MOS switch built in
- Maximum output current: 2A
- Built-in Discharge Circuit
- Built-in Soft Start Control
- Built-in Under voltage lockout (UVLO) circuit
- Thermal shutdown (Output off latching)
- Reverse current flow blocking at switch off (Only at BD6522F)


## - Applications

Notebook PC, PC peripheral device, etc.



## -Typical Application Circuit


Lineup

| OUT Rise Time | OUT Fall Time | Reverse current flow blocking at switch off | Package |  | Orderable Part <br> Number |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $1000 \mu \mathrm{~s}$ | $3 \mu \mathrm{~s}$ | - | SOP8 | Reel of 2500 | BD6520F - E2 |
| $1000 \mu \mathrm{~s}$ | $4 \mu \mathrm{~s}$ | O | SOP8 | Reel of 2500 | BD6522F - E2 |

## - Block Diagrams

(BD6520F)

(BD6522F)


Figure 2. Block Diagram (BD6522F)

## -Pin Configurations



## - Pin Descriptions

OBD6520F

| Pin No. | Symbol | Pin Function |
| :---: | :---: | :--- |
| 1,2 | VDDA, VDDB | SWITCH INPUT pin <br> When in use, connect each pin externally |
| 3 | SSCTL | SOFT START setting pin <br> Adding external capacitor makes it possible to delay switch On or Off time. |
| 4 | CTRL | CONTROL input pin <br> Switch On at High level, switch Off at Low level. |
| 5 | VSS | GROUND |
| $6,7,8$ | OUTA, OUTB, OUTC | SWITCH OUTPUT pin <br> When in use, connect each pin externally |

OBD6522F

| Pin No. | Symbol | Pin Function |
| :---: | :---: | :--- |
| 1,2 | VDDA, VDDB | SWITCH INPUT pin <br> When in use, connect each pin externally |
| 3 | SSCTL | SOFT START setting pin <br> Adding external capacitor makes it possible to delay switch On or Off time. |
| 4 | CTRL | CONTROL input pin <br> Switch On at High level, switch Off at Low level. |
| 5 | VSS | GROUND |
| 6 | OUSC | DISCHARGE pin |
| 7,8 | OUTA, OUTB | SWITCH OUTPUT pin <br> When in use, connect each pin externally |

## - Absolute Maximum Ratings

| Parameter | Symbol | Ratings | Unit |
| :--- | :---: | :---: | :---: |
| Supply Voltage | $\mathrm{V}_{\mathrm{DD}}$ | -0.3 to 6.0 | V |
| CTRL Input Voltage | $\mathrm{V}_{\text {CTRL }}$ | -0.3 to 6.0 | V |
| Switch Output Voltage | $\mathrm{V}_{\text {OUT }}$ | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3$ (BD6520F) | V |
|  |  | -0.3 to $6.0 \quad$ (BD6522F) | V |
| Storage temperature | $\mathrm{T}_{\text {STG }}$ | -55 to 150 | ${ }^{\circ} \mathrm{C}$ |
| Power dissipation | Pd | $560^{* 1}$ | mW |

${ }^{*} 1 \quad$ This value decrease by $4.48 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $\mathrm{Ta}=25^{\circ} \mathrm{C}$

## - Recommended Operating Ratings

| Parameter | Symbol | Ratings | Unit |
| :--- | :---: | :---: | :---: |
| Supply Voltage | $\mathrm{V}_{\mathrm{DD}}$ | 3.0 to 5.5 | V |
| Switch current | $\mathrm{I}_{\text {OUT }}$ | 0 to 2 | A |
| Operating Temperature | $\mathrm{T}_{\mathrm{OPR}}$ | -25 to 85 | ${ }^{\circ} \mathrm{C}$ |

## - Electrical Characteristics

©BD6520F(Unless otherwise specified, $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{VDD}=5 \mathrm{~V}$ )

| Parameter | Symbol | Limits |  |  | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |  |
| On Resistance | Ron 1 | - | 50 | 70 | $\mathrm{m} \Omega$ | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\text {ctrL }}=5 \mathrm{~V}$ |
|  | Ron2 | - | 60 | 85 | $\mathrm{m} \Omega$ | $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}, \mathrm{~V}_{\text {ctrl }}=3 \mathrm{~V}$ |
| Operating Current | IDD | - | 110 | 220 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {CTRL }}=5 \mathrm{~V}$, OUT $=$ OPEN |
|  | $\mathrm{I}_{\text {DDST }}$ | - | - | 2 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {CTRL }}=0 \mathrm{~V}, \mathrm{OUT}=$ OPEN |
| Control Input voltage | $\mathrm{V}_{\text {CTRLL }}$ | - | - | 0.7 | V | $\mathrm{V}_{\text {CTRL }} \mathrm{L}=$ Low Level |
|  | $\mathrm{V}_{\text {Ctrl }} \mathrm{H}$ | 2.5 | - | - | V | $\mathrm{V}_{\text {ctrl }} \mathrm{H}=$ High Level |
| Control Input current | ICTRL | -1 | 0 | 1 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {ctrl }}=\mathrm{L}, \mathrm{H}$ |
| Turn On Delay | Trd | 200 | 1000 | 2000 | us | $\begin{aligned} & \text { RL = 10 } 2, \text { SSCTL = OPEN } \\ & \text { CTRL }=L \rightarrow H \rightarrow \text { OUT }=50 \% \end{aligned}$ |
| Turn On Rise Time | Tr | 500 | 2000 | 7500 | us | $\begin{aligned} & \text { RL = } 10 \Omega, \mathrm{SSCTL}=\mathrm{OPEN} \\ & \mathrm{OUT}=10 \% \rightarrow 90 \% \end{aligned}$ |
| Turn Off Delay | Tfd | - | 3 | 20 | us | $\begin{aligned} & \text { RL = 10 } \Omega, \text { SSCTL = OPEN } \\ & \text { CTRL }=H \rightarrow L \rightarrow \text { OUT=50\% } \end{aligned}$ |
| Turn Off Fall Time | Tf | - | 1 | 20 | us | $\begin{aligned} & \text { RL }=10 \Omega, \mathrm{SSCTL}=\mathrm{OPEN} \\ & \mathrm{OUT}=90 \% \rightarrow 10 \% \end{aligned}$ |
| Discharge Resistance | $\mathrm{R}_{\text {Swdc }}$ | - | 350 | 600 | $\Omega$ | $\mathrm{V}_{\text {DD }}=5 \mathrm{~V}, \mathrm{~V}_{\text {CTRL }}=0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=5 \mathrm{~V}$ |
| UVLO Threshold Voltage | V uvloh | 2.3 | 2.5 | 2.7 | V | $V_{D D}$ increasing |
|  | V UVLoL | 2.1 | 2.3 | 2.5 | V | $V_{D D}$ decreasing |
| UVLO Hysteresis Voltage | $\mathrm{V}_{\mathrm{HYS}}$ | 100 | 200 | 300 | mV | $\mathrm{V}_{\text {HYS }}=\mathrm{V}_{\text {uvioh }}-\mathrm{V}_{\text {uvloL }}$ |
| Thermal Shutdown Threshold | $\mathrm{T}_{\text {TS }}$ | - | 135 | - | ${ }^{\circ} \mathrm{C}$ | $\mathrm{V}_{\text {CTRL }}=5 \mathrm{~V}$ |
| SSCTL Output Voltage | V SSCTL | - | 13.5 | - | V | $\mathrm{V}_{\text {CTRL }}=5 \mathrm{~V}$ |

## - Electrical Characteristics - continued

©BD6522F(Unless otherwise specified, $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ )

| Parameter | Symbol | Limits |  |  | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |  |
| On Resistance | R $\mathrm{ON}^{1}$ | - | 50 | 70 | $\mathrm{m} \Omega$ | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\text {CTRL }}=5 \mathrm{~V}$ |
|  | Ron2 | - | 60 | 85 | $\mathrm{m} \Omega$ | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~V}_{\text {CTRL }}=3.3 \mathrm{~V}$ |
| Operating Current | IDD | - | 110 | 220 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {CTRL }}=5 \mathrm{~V}$, OUT $=$ OPEN |
|  | IDDST | - | - | 2 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {CTRL }}=0 \mathrm{~V}$, OUT $=$ OPEN |
| Control Input Voltage | $\mathrm{V}_{\text {CTRLL }}$ | - | - | 0.7 | V | $\mathrm{V}_{\text {ctriL }}$ = Low Level |
|  | $\mathrm{V}_{\text {Ctrl }} \mathrm{H}$ | 2.5 | - | - | V | $\mathrm{V}_{\text {CtrL }} \mathrm{H}=$ High Level |
| Control Input Current | $\mathrm{I}_{\text {ctrl }}$ | -1 | 0 | 1 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {CTRL }}=\mathrm{L}, \mathrm{H}$ |
| Turn On Time | Ton | - | 1000 | 3500 | us | $\begin{aligned} & \text { RL = 10 } 2, \mathrm{SSCTL}=\mathrm{OPEN} \\ & \mathrm{CTRL}=\mathrm{H} \rightarrow \text { OUT }=90 \% \end{aligned}$ |
| Turn Off Time | Toff | - | 4 | 20 | us | $\begin{aligned} & \mathrm{RL}=10 \Omega, \mathrm{SSCTL}=\mathrm{OPEN} \\ & \mathrm{CTRL}=\mathrm{L} \rightarrow \mathrm{OUT}=10 \% \end{aligned}$ |
| Discharge Resistance | R ${ }_{\text {SWDC }}$ | - | 350 | 600 | $\Omega$ | $V_{\text {DD }}=5 \mathrm{~V}, \mathrm{VCTRL}=0 \mathrm{~V}$ |
| UVLO Threshold Voltage | VuvloH | 2.3 | 2.5 | 2.7 | V | $V_{D D}$ increasing |
|  | VuvioL | 2.1 | 2.3 | 2.5 | V | $V_{\text {DD }}$ decreasing |
| UVLO Hysteresis Voltage | $\mathrm{V}_{\text {HYS }}$ | 100 | 200 | 300 | mV | $\mathrm{V}_{\text {HYS }}=\mathrm{V}_{\text {UVLO }} \mathrm{H}-\mathrm{V}_{\text {UVLOL }}$ |
| Thermal Shutdown Threshold | $\mathrm{T}_{\text {TS }}$ | - | 135 | - | ${ }^{\circ} \mathrm{C}$ | $\mathrm{V}_{\text {CTRL }}=5 \mathrm{~V}$ |
| SSCTL Output Voltage | $\mathrm{V}_{\text {SSCTL }}$ | - | 13.5 | - | V | $\mathrm{V}_{\text {CTRL }}=5 \mathrm{~V}$ |

## - Measurement Circuit

© BD6520F


OBD6522F


Figure 3. Measurement circuits

## - Timing Diagram



Figure 4. Timing diagram

## - Typical Performance Curves

© BD6520F


Figure 5. On resistance


Figure 7. Operating current (CTRL enable)


Figure 6. On resistance


Figure 8. Operating current (CTRL enable)


Figure 9. Operating current (CTRL disenable)


Figure 11. CTRL input voltage


Figure 10. Leak current


Figure 12. CTRL input voltage $\mathrm{H} \rightarrow \mathrm{L}$

## -Typical Performance Curves - continued



Figure 13. CTRL input voltage $\mathrm{L} \rightarrow \mathrm{H}$


Figure 15. CTRL hysteresis voltage


Figure 14. CTRL hysteresis voltage


Figure 16. Turn On Rise time

## - Typical Performance Curves - continued



Figure 17. Turn On Rise time


Figure 19. Turn Off Fall time


Figure 18. Turn Off Fall time


Figure 20. Switch discharge resistance

## - Typical Performance Curves - continued



Figure 21. Switch discharge resistance


Figure 23. UVLO hysteresis voltage


Figure 22. UVLO threshold voltage


Figure 24. Turn On Rise time (vs. Css)


Figure 25. Turn Off Fall time (vs. Css)


Figure 27. SSCTL output voltage


Figure 26. SSCTL output voltage

- Typical Performance Curves - continued ©BD6522F


Figure 28. ON resistance


Figure 30. Operating current (CTRL enable)


Figure 29. ON resistance


Figure 31. Operating current (CTRL enable)

## -Typical Performance Curves - continued



Figure 32. Operating current
(CTRL disenable)


Figure 34. CTRL input voltage


Figure 33. Leak current


Figure 35. CTRL input voltage

## -Typical Performance Curves - continued



Figure 36. CTRL hysteresis voltage


Figure 38. Turn On time


Figure 37. CTRL hysteresis voltage


Figure 39. Turn On time

## -Typical Performance Curves - continued



Figure 40. Turn Off time


Figure 42. Switch discharge resistance


Figure 41. Turn Off time


Figure 43. Switch discharge resistance

## -Typical Performance Curves - continued



Figure 44. UVLO threshold voltage


Figure 46. Turn On time (vs. Css)


Figure 45. UVLO hysteresis voltage


Figure 47. Turn Off time (vs. Css)

## -Typical Performance Curves - continued



Figure 48. SSCTL output voltage


Figure 49. SSCTL output voltage

## -Typical Wave Forms

$V_{D D}=5 V, C L=47 \mu F, R L=47 \Omega$, unless otherwise specified.


Figure 50. Turn On Rise Time (BD6520F)


Figure 52. Turn On Rise Time
(BD6522F)


Figure 51. Turn Off Fall Time (BD6520F)


Figure 53. Turn Off Fall Time (BD6522F)

## -Typical Wave Forms - continued



Figure 54. Inrush current vs. Css (BD6520F)


Figure 56. Discharge: $C L=47 \mathrm{uF}, \mathrm{RL}=$ Open (BD6522F)


Figure 55. Inrush current vs. Css (BD6522F)


Figure 57. Thermal shutdown

## -Typical Wave Forms - continued



Figure 58. UVLO (at VDD increase)


Figure 59. UVLO (at VDD decrease)

## -Typical Application Circuits



Figure 60. Power supply switch circuit (BD6520F)
Figure 61. Power supply switch circuit (BD6522F)


Figure 62. 2 power supply changeover switch circuit (BD6522F)

## -Functional Description

1. Switch operation

VDD pin and OUT pin are connected to the drain and source of switch MOSFET respectively. VDD also serves as the power source input to internal control circuit.

When CTRL input is set to High level and the switch is turned on, VDD and OUT is connected by a $50 \mathrm{~m} \Omega$ switch. In a normal condition, current flows from VDD to OUT. If voltage of OUT is higher than VDD, current flows from OUT to VDD, since the switch is bidirectional.

In BD6520F, there is a parasitic diode between the drain and the source of switch MOSFET. Therefore, even when the switch is off and the voltage of OUT is higher than that of VDD, current will flow from OUT to VDD. In BD6522F, there is no parasitic diode and it is possible to prevent current from flowing reversely from OUT to VDD.
2. Thermal shutdown

Thermal shut down circuit turns off the switch of the circuit when the junction temperature exceeds $135^{\circ} \mathrm{C}$ (Typ.).
The switch off status of the thermal shut down is latched. Therefore, even when the junction temperature goes down, off status is maintained. To release the latch, it is necessary to input a signal to switch off by CTRL terminal or set UVLO state. When the input signal is switched on or UVLO is released, the switch output resets.

The thermal shut down circuit works when CTRL signal is active.
3. Low voltage malfunction prevention circuit (UVLO)

Other term for Under Voltage Lockout Circuit, the UVLO circuit monitors the voltage of the VDD pin when the CTRL input is active. UVLO circuit prevents the switch from turning on until the VDD exceeds 2.5 V (Typ.). If the VDD drops below 2.3 V (Typ.) while the switch turns on, then UVLO shuts off the switch.
4. Soft start control

In BD6520F/BD6522F, soft start is applied in order to reduce inrush current at switch on. Furthermore, in order to reduce inrush current, soft start control pin (SSCTL) is made available.

By connecting external capacitor between SSCTL and GND, it is possible to make rise time for the switch smooth. When the switch is enabled, SSCTL outputs a voltage of about 13.5 V .

SSCTL terminal requires high impedance, therefore, proper packaging should be observed to avoid leak current. When a certain value of voltage is supplied to SSCTL terminal, switch on and/or off is disabled.
5. Discharge circuit

When the switch between VDD and OUT is OFF, the $350 \Omega$ (Typ.) discharge switch resistance between OUT and GND turns on. By turning on this switch, electric current at capacitive load is discharged.

In BD6522F, the input of discharge circuit is separately prepared as DISC pin. When discharge circuit is used, simply connect OUT pin and DISC pin to ensure proper operation.

## - Timing diagram



Figure 63. Normal operation


Figure 64. UVLO operation


Figure 65. Thermal shutdown operation

## -Power Dissipation

(SOP8)


Figure 66. Power Dissipation Curve

## OI/O Equivalent Circuit

Symbol

## -Operational Notes

(1) Absolute Maximum Ratings

Operating the IC over the absolute maximum ratings may damage the IC. The damage can either be a short circuit between pins or an open circuit between pins. Therefore, it is important to consider circuit protection measures, such as adding a fuse, in case the IC is operated over the absolute maximum ratings
(2) Recommended operating conditions

These conditions represent a range within which the expected characteristics of the IC can be approximately obtained. The electrical characteristics are guaranteed under the conditions of each parameter.
(3) Reverse connection of power supply

Connecting the power supply in reverse polarity can damage the IC. Take precautions against reverse polarity when connecting the power supply, such as mounting an external diode between the power supply and the IC's power supply terminals.
(4) Power supply line

Design the PCB layout pattern to provide low impedance ground and supply lines. Separate the ground and supply lines of the digital and analog blocks to prevent noise in the ground and supply lines of the digital block from affecting the analog block. Furthermore, connect a capacitor to ground at all power supply pins. Consider the effect of temperature and aging on the capacitance value when using electrolytic capacitors.
(5) Ground Voltage

The voltage of the ground pin must be the lowest voltage of all pins of the IC at all operating conditions. Ensure that no pins are at a voltage below the ground pin at any time, even during transient condition.
(6) Short between pins and mounting errors

Be careful when mounting the IC on printed circuit boards. The IC may be damaged if it is mounted in a wrong orientation or if pins are shorted together. Short circuit may be caused by conductive particles caught between the pins.
(7) Operation under strong electromagnetic field

Operating the IC in the presence of a strong electromagnetic field may cause the IC to malfunction.
(8) Testing on application boards

When testing the IC on an application board, connecting a capacitor directly to a low-impedance output pin may subject the IC to stress. Always discharge capacitors completely after each process or step. The IC's power supply should always be turned off completely before connecting or removing it from the test setup during the inspection process. To prevent damage from static discharge, ground the IC during assembly and use similar precautions during transport and storage.
(9) Regarding input pins of the IC

This monolithic IC contains $\mathrm{P}+$ isolation and P substrate layers between adjacent elements in order to keep them isolated. $P-N$ junctions are formed at the intersection of the $P$ layers with the $N$ layers of other elements, creating a parasitic diode or transistor. For example (refer to figure below):

When GND > Pin A and GND > Pin B, the P-N junction operates as a parasitic diode.
When GND > Pin B, the P-N junction operates as a parasitic transistor.
Parasitic diodes inevitably occur in the structure of the IC. The operation of parasitic diodes can result in mutual interference among circuits, operational faults, or physical damage. Therefore, conditions that cause these diodes to operate, such as applying a voltage lower than the GND voltage to an input pin (and thus to the P substrate) should be avoided.

## Resistor



Transistor (NPN)


Pin B


Other adjacent elements
Example of monolithic IC structure
(10) GND wiring pattern

When using both small-signal and large-current GND traces, the two ground traces should be routed separately but connected to a single ground at the reference point of the application board to avoid fluctuations in the small-signal ground caused by large currents. Also ensure that the GND traces of external components do not cause variations on the GND voltage. The power supply and ground lines must be as short and thick as possible to reduce line impedance.
(11) Capacitor between output and GND

If a large capacitor is connected between the output pin and GND pin, current from the charged capacitor can flow into the output pin and may destroy the IC when the VCC or VIN pin is shorted to ground or pulled down to OV. Use a capacitor smaller than 10uF between output and GND.
(12) Thermal shutdown circuit (TSD)

The IC incorporates a built-in thermal shutdown circuit, which is designed to turn off the IC when the internal temperature of the IC reaches a specified value. Do not continue to operate the IC after this function is activated. Do not use the IC in conditions where this function will always be activated.
(13) Thermal consideration

Use a thermal design that allows for a sufficient margin by taking into account the permissible power dissipation (Pd) in actual operating conditions. Consider Pc that does not exceed Pd in actual operating conditions (Pc $\geq \mathrm{Pd}$ ).
$\begin{array}{ll}\text { Package Power dissipation } & : \mathrm{Pd}(\mathrm{W})=(\mathrm{Tjmax}-\mathrm{Ta}) / \theta \mathrm{ja} \\ \text { Power dissipation } & : \mathrm{Pc}(\mathrm{W})=(\mathrm{Vcc}-\mathrm{Vo}) \times \mathrm{lo}+\mathrm{Vcc} \times \mathrm{lb}\end{array}$
(Tjmax : Maximum junction temperature $=150^{\circ} \mathrm{C}$, Ta : Peripheral temperature $\left[{ }^{\circ} \mathrm{C}\right]$,
$\theta$ ja : Thermal resistance of package-ambience $\left.{ }^{\circ} \mathrm{C} / \mathrm{W}\right]$, Pd : Package Power dissipation [W], Pc : Power dissipation [W], Vcc : Input Voltage, Vo : Output Voltage, Io : Load, Ib : Bias Current

