

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









Power Supply IC Series for TFT-LCD Panels

High-precision



Gamma Correction ICs with built-in DAC

BD8132FV, BD8139AEFV

No.09035EBT02

Description

These gamma correction voltage generation ICs feature built-in DACs and provide a single-chip solution with setting control via serial communications, a high-precision 10-bit DAC, an output amp (18-channel or 10-channel), and Vcom.

Features

- 1) Single-chip design means fewer components
- 2) Built-in 10 bit DAC (18ch: BD8132FV, 10ch: BD8139AEFV)
- 3) Built-in DAC output amp
- 4) Built-in Vcom amp
- 5) Built-in auto-read function
- 6) 3-line serial interface (BD8132FV) or 2-wire serial (BD8139AEFV)
- 7) Thermal shutdown circuit
- 8) SSOP-B40 package (BD8132FV) / HTSSOP-B40 package (BD8139AEFV)

Applications

These ICs can be used with TFT LCD panels used by large-screen and high-definition LCD TVs.

● Absolute maximum ratings (Ta = 25°C)

Param	eter	Symbol	Limit	Unit
Power supply voltage 1		DVcc	7	V
Power supply voltage 2		Vcc	20	V
REFIN voltage		REF	20	V
Amp output current cap	acity	lo	50*1	mA
Junction temperature		Tjmax	150	°C
Dower dissination	BD8132FV	2	1125*2	mW
Power dissipation	BD8139AEFV	Pd	1600*3	IIIVV
Operating temperature range		Topr	-30 to +85	°C
Storage temperature ra	nge	Tstg	-55 to +150	°C

^{*1} Must not exceed Pd.

Recommended Operating Ranges

Darameter	Cumbal	Li	mit	Unit
Parameter	Symbol	Min.	Max.	Utill
Power supply voltage 1	DVcc	2.3	4.0	V
Power supply voltage 2	Vcc	6	18	V
REFIN voltage	REF	6	18	V
Amp output current capacity	lo	_	40	mA
Serial clock frequency (BD8132FV)	fclk	_	5	MHz
2 wire serial frequency (BD8139AEFV)	fclk	_	400	kHz
OSC frequency (BD8132FV)	fosc	10	200	kHz
OSC frequency (BD8139AEFV)	fosc	_	400	kHz

^{*2} Reduced by 9.0 mW/°C over 25°C, when mounted on a glass epoxy board (70 mm × 70 mm × 1.6 mm).

^{*3} Reduced by 12.8 mW/°C over 25°C, when mounted on a glass epoxy board (70 mm \times 70 mm \times 1.6 mm).

●Electrical Characteristics

BD8132FV(Unless otherwise specified, Vcc = 15 V, DVcc = 3.3 V, Ta = 25°C)

BD8132FV(Unless otherwise spe	ecinea, vo	C = 15 V, L	Limit	v, ia = 2	S C)	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition
[REFIN]		141111.	196.	Wax.		
Sinking current	Iref	25	50	75	μА	REF = 10 V
[Gamma correction amp block]		_			F-	I
Output current capacity	lo	150	300	_	mA	DAC = 3V, OUTx = 0 V
Load stability	ΔV	_	5	20	mV	Io = +10 mA to -10 mA, OUTx = 6 V
Slew rate	SR	_	3.5	_	V/µS	Ro = 100 kΩ, Co = 100 pF *
OUT max. output voltage	VOH	Vcc-0.16	Vcc-0.1	_	V	Io = -5 mA
OUT min. output voltage	VOL	_	0.15	0.24	V	Io = 5 mA
[Common amp block]		1			1	
Input bias current	lb	_	0	1	μΑ	VFB = 6 V
Output current capacity	lo	150	300	_	mA	DAC = 3V, OUTx = 0 V
Load stability	ΔV	_	5	20	mV	Io = +10 mA to -10 mA, OUTx = 3 V
Slew rate	SR	_	3.5	_	V/µS	Ro = 100 kΩ, Co = 100 pF *
Input voltage range	VFB	0	_	VDAC	V	Ro = 100 kΩ, Co = 100 pF *
OUT max. output voltage	VOH	Vcc-0.16	Vcc-0.1	_	V	Io = -5 mA
OUT min. output voltage	VOL	_	0.15	0.24	V	Io = 5 mA
[DAC]						
Resolution	Res	_	10	_	Bit	
Nonlinearity error	LE	-2	_	2	LSB	Ideal line error: 00A to 3F5
Differential linearity error	DLE	-2	_	2	LSB	1 LSB ideal increase error: 00A to 3F5
[OSC]					•	
Oscillating frequency	fosc	_	80	_	kHz	Internal frequency mode
[Control signals]						
Sinking current	lctl	_	16	25	μΑ	
Threshold voltage	VTH	0.7	_	2.6	V	DVCC = 3.3 V
Reset time	trst	_	45	_	μs	CCT = 1000 pF
[Overall]						
Total supply current	lcc	_	20	_	mA	When all output voltages are set to 5 V.

Electrical Characteristics

BD8139AEFV (Unless otherwise specified, Vcc = 15 V, DVcc = 3.3 V, Ta = 25°C)

Parameter	Symbol		Limit		Unit	Condition	
Farameter	Symbol	Min.	Тур.	Max.	Offic	Condition	
[REFIN]	-					,	
Sinking current	Iref	25	50	75	μΑ	REF = 10V	
[Gamma correction amp block]							
Output current capacity	lo	150	300		mA	DAC = 3 V, OUTx = 0 V	
Load stability	ΔV	_	5	20	mV	Io = +10 mA to -10 mA, $OUTx = 6$ V	
Slew rate	SR	_	3.5		V/µs	Ro = 100 k Ω , Co = 100 pF *	
OUT max. output voltage	VOH	Vcc-0.16	Vcc-0.1		V	lo = -5 mA	
OUT min. output voltage	VOL	_	0.1	0.16	V	lo = 5 mA	
[Common amp block]							
Input bias current	lb	_	0	1	μΑ	VFB = 6 V	
Output current capacity	lo	150	300	_	mA	DAC = 3 V, OUTx = 0 V	
Load stability	ΔV	_	5	20	mV	Io = +10 mA to -10 mA, OUTx = 3 V	
Slew rate	SR	_	3.5	_	V/µS	Ro = 100 kΩ, Co = 100 pF *	
Input voltage range	VFB	0	_	VDAC	V	Ro = 100 kΩ, Co = 100 pF *	
OUT max. output voltage	VOH	Vcc-0.16	Vcc-0.1	_	V	Io = -5 mA	
OUT min. output voltage	VOL	_	0.1	0.16	V	Io = 5 mA	
[DAC]							
Resolution	Res	_	10	_	Bit		
Nonlinearity error	LE	-2	_	2	LSB	Ideal line error: 00A to 3F5	
Differential linearity error	DLE	-2	-	2	LSB	1 LSB ideal increase error: 00A to 3F5	
[OSC]							
Oscillating frequency	fosc	_	210	_	kHz	Internal frequency mode	
[Control signals]							
Sinking current	lctl	_	16	25	μΑ	Except for osc_mode	
Sinking current	loscm	26	33	40	μΑ	Only osc_mode	
Min. output voltage	VSDA	_	-	0.4	V	ISDA = 3.0 mA *	
Sinking current	ILi	-10	_	10	μΑ	0.4 V to 0.9 V DVCC	
Threshold voltage	VTH	0.7	-	2.6	V	DVCC = 3.3 V	
Reset time	trst	_	45	_	μs	CCT = 1000 pF	
[Overall]	1	1			·IL	,	
Total supply current	lcc	_	18	_	mA	When all output voltages are set to 5 V.	

● Reference Data

(Unless otherwise specified, Ta = 25°C, BD8132FV and BD8139AEFV)




Fig. 1 Vcc Total Supply Current




Fig. 2 Total Supply Current vs Temperature




Fig. 3 VDD Total Supply Current




Fig. 4 Vcc Total Supply Current




Fig. 5 Total Supply Current vs Temperature




Fig. 6 VDD Total Supply Current




Fig. 7 High Output Voltage




Fig. 8 Low Output Voltage






Fig. 9 Output Current Capacity

● Reference Data

(Unless otherwise specified, Ta = 25°C, BD8132FV and BD8139AEFV)










Fig. 10 Open Loop Waveform

Fig. 11 Power-on Reset Time

Fig. 12 Power-on Reset Time vs Temperature










Fig. 13 Slew Rate Waveform (High-Amplitude)

Fig. 14 Slew Rate Waveform (Small Signal)

Fig. 15 Load Response Waveform (RL = 1 $k\Omega$ Pull-up)








Fig. 16 Load Response Waveform (RL = 1 $k\Omega$ Pull-down)

Fig. 17 Integral Linearity Error

Fig. 18 Differential Linearity Error

●Pin Assignment Diagram [BD8132FV]

0 V0 LATCH V1 SDIN ٧2 CLK V3 SDOUT ۷4 GND V5 R/W V6 CS V7 MEMDO ٧8 MEMDI ۷9 osc DVcc VA NC VΒ VC Vcc VD Vcc REFIN ۷E VDAC ۷F СТ VG VΗ DGND Vcom GND FΒ GND

Block Diagram




Fig. 19 Pin Assignment Diagram & Block Diagram

●Pin Name and Function

Pin No.	Pin name	Function	Pin No.	Pin name	Function
1	LATCH	Serial latch input	21	FB	Vcom amp negative feedback input
2	SDIN	Serial data input	22	Vcom	Vcom output pin
3	CLK	Serial clock input	23	VH	Gamma correction output pin
4	SDOUT	Serial data output	24	VG	Gamma correction output pin
5	GND	GND input	25	VF	Gamma correction output pin
6	R/W	Auto-read on/off input (On = Low, Off = High)	26	VE	Gamma correction output pin
7	CS	External memory selection output	27	VD	Gamma correction output pin
8	MEMDO	External memory output data signal	28	VC	Gamma correction output pin
9	MEMDI	External memory input data signal	29	VB	Gamma correction output pin
10	OSC	Tuning clock I/O	30	VA	Gamma correction output pin
11	DVcc	Logic power supply input	31	V9	Gamma correction output pin
12	NC	_	32	V8	Gamma correction output pin
13	Vcc	Buffer amp power supply input	33	V7	Gamma correction output pin
14	Vcc	Buffer amp power supply input	34	V6	Gamma correction output pin
15	REFIN	DAC reference input	35	V5	Gamma correction output pin
16	VDAC	DAC voltage output	36	V4	Gamma correction output pin
17	CT	Power-on reset capacitance connection pin	37	V3	Gamma correction output pin
18	DGND	DAC GND input	38	V2	Gamma correction output pin
19	GND	GND input	39	V1	Gamma correction output pin
20	GND	GND input	40	V0	Gamma correction output pin

●Pin Assignment Diagram [BD8139AEFV]

GND Α1 NC A2 NC NC OSC NC V0 SLAVE/AR V1 OSC_MODE SDA V2 V3 SCL ۷4 DGND DACGND V5 NC ۷6 NC ۷7 СТ ٧8 V9 DVcc NC VCOM REFIN FΒ NC NC Vcc NC NC **VDAC**

NC

Block Diagram




Fig. 20 Pin Assignment Diagram & Block Diagram

●Pin Name and Function

NC

Pin No.	Pin name	Function	Pin No.	Pin name	Function
1	A1	Slave/address setting pin Auto-read/word address setting pin (1)	21	NC	_
2	A2	Slave/address setting pin Auto-read/word address setting pin (2)	22	NC	_
3	NC	_	23	Vcc	Buffer amp power supply input
4	osc	Tuning clock I/O	24	NC	_
5	SLAVE/AR	Slave/auto-read selection pin	25	FB	Vcom amp negative feedback input
6	OSC_MODE	OSC switching pin	26	Vcom	Vcom output pin
7	SDA	Serial data input (2 wire serial)	27	V9	Gamma correction output pin 9
8	SCL	Serial clock input (2 wire serial)	28	V8	Gamma correction output pin 8
9	DGND	GND input	29	V7	Gamma correction output pin 7
10	DACGND	DAC GND input	30	V6	Gamma correction output pin 6
11	NC	_	31	V5	Gamma correction output pin 5
12	NC	_	32	V4	Gamma correction output pin 4
13	CT	Power-on reset capacitance connection pin	33	V3	Gamma correction output pin 3
14	DVcc	Logic power supply input	34	V2	Gamma correction output pin 2
15	NC	_	35	V1	Gamma correction output pin 1
16	REFIN	DAC reference input	36	V0	Gamma correction output pin 0
17	NC	_	37	NC	_
18	NC		38	NC	
19	VDAC	DAC voltage output	39	NC	_
20	NC	_	40	GND	GND input

Block Operation

VDAC Amp

The VDAC Amp amplifies the voltage applied to REFIN by 0.5x and outputs it to the VDAC pin. Connect a 1 μ F phase compensation capacitor to the VDAC pin.

DAC LOGIC

The DAC LOGIC converts the 10-bit digital signal read to the register to a voltage.

Amp

The Amp amplifies the voltage output from the DAC LOGIC by 2x. Input includes a sample and hold function and is refreshed by the OSC.

OSC

The OSC generates the frequency that determines the Amp's refresh time.

External input can be selected using serial input. (For the BD8139AEFV, external input is selected using the external pin.)

Power On Reset

When the digital power supply DVCC is activated, each IC generates a reset signal to initialize the serial interface, auto-read functionality, and registers.

Adding a 1,000 pF capacitor to the CT pin ensures that reset operation can be performed reliably, without regard to the speed with which the power supply starts up.

TSD (Thermal Shut Down)

The TSD circuit turns output off when the chip temperature reaches or exceeds approximately 175°C in order to prevent thermal destruction or thermal runaway. When the chip returns to a specified temperature, the circuit resets.

The TSD circuit is designed only to protect the IC itself. Application thermal design should ensure operation of the IC below the thermal shutdown detection temperature of approximately 175°C.

Register

A serial signal (consisting of 10-bit gamma correction voltage values) input using the serial interface or I²C bus interface is held for each register address. Data is initialized by the reset signal generated during a power-on reset.

Serial I/F(BD8132FV)

The serial interface uses a 3-line serial data format (LATCH, CLK, SDIN). It is used to set gamma correction voltages, specify register addresses, and select OSC I/O.

2 wire serial I/F(BD8139AEFV)

The serial interface uses a 2-line serial data format (SCL, SDA). It is used to set gamma correction voltages and specify register addresses.

Autoread

The BD8132FV uses the R/W, CLK, CS, and MEMDO pins to enable automatic reading of the IC's 1 kbit microwire type external memory.

The BD8139AEFV uses the SCL and SDA pins to enable automatic reading of the 2 wire serial bus format external memory.

[BD8132FV]

Serial communications

The serial data control block consists of a register that stores data from the LATCH, CLK, and SDIN pins, and a DAC circuit that receives the output from this register and provides adjusted voltages to other IC blocks.

When the IC's power supply is activated, the reset function operates to set the register to a preset value. The first bit is for testing use only and should always be set to 0. The next bit is used to select the OSC mode. Inputting a value of 0 selects internal frequency mode and uses a frequency of 80 kHz. Entering a value of 1 selects external frequency mode. Input an external clock signal from the OSC pin.




Fig. 21 Serial Block Diagram

(1) Serial communications timing

The 17-bit serial data input from the SDIN pin is read into the shift register using the rising edge of the signal input to the CLK pin. This data is then loaded to the DAC register using the rising edge of the signal input to the LATCH pin. If the data loaded into the shift register while the LATCH pin is low consists of less than 17 bits, the loaded data is discarded. If the data exceeds 17 bits, the last 17 bits to be loaded are treated as valid.




Fig. 22 Serial Communications Timing Chart

(2) Serial data

The following table illustrates the format of serial data input to the SDIN pin.

First -	→														\rightarrow L	ast
d0	d1	d2	d3	d4	d5	d6	d7	d8	d9	d10	d11	d12	d13	d14	d15	d16
0	Х	Register address					Data									

Dogistor			Addres	SS		Debayier when data increases	Preset value		
Register	d2	d3	d4	d5	d6	Behavior when data increases	d7	to	d16
Register 0	0	0	0	0	0	V0 voltage value increases	00000		00000
Register 1	0	0	0	0	1	V1 voltage value increases	00000		00000
Register 2	0	0	0	1	0	V2 voltage value increases	00000		00000
Register 3	0	0	0	1	1	V3 voltage value increases	00000		00000
Register 4	0	0	1	0	0	V4 voltage value increases	00000		00000
Register 5	0	0	1	0	1	V5 voltage value increases	00000		00000
Register 6	0	0	1	1	0	V6 voltage value increases	00000		00000
Register 7	0	0	1	1	1	V7 voltage value increases	00000		00000
Register 8	0	1	0	0	0	V8 voltage value increases	00000		00000
Register 9	0	1	0	0	1	V9 voltage value increases	00000		00000
Register A	0	1	0	1	0	VA voltage value increases	00000		00000
Register B	0	1	0	1	1	VB voltage value increases	00000		00000
Register C	0	1	1	0	0	VC voltage value increases	00000		00000
Register D	0	1	1	0	1	VD voltage value increases	00000		00000
Register E	0	1	1	1	0	VE voltage value increases	00000		00000
Register F	0	1	1	1	1	VF voltage value increases	00000		00000
Register G	1	0	0	0	0	VG voltage value increases	00000		00000
Register H	1	0	0	0	1	VH voltage value increases	00000		00000
Register I	1	0	0	1	0	Vcom voltage value increases	00000		00000

Auto-read function

The auto-read function enables the IC's 1 kbit microwire type external memory to be automatically read.

This block operates in synchronization with the external input CLK's falling edge to output the external memory chip select signal CS as well as the memory read data signal MEMDO.

The read data signal consists of a start bit for the external memory, a read code, and a read address. When this signal is sent to the external memory, the memory outputs the data corresponding to the indicated address. Data output from the memory is read from the MEMDI pin, and this block automatically generates the serial DATA and LATCH signals and writes the memory data to the register. Memory reads are synchronized to the CLK's falling edge.

Read addresses start from address 00H and repeat until address 12H, so data must be stored from address 00H to address 12H. The auto-read function is controlled using the R/W signal. Read access to the external memory is performed continuously while the R/W signal is low. To access the external memory from another device, the R/W signal must be set to high. When the R/W signal is set to high, the CS and MEMDO pins enter a high-impedance state.




Fig. 23 Auto-read Timing Chart





Fig. 24 External Memory Data Table

Serial communications timing chart



Auto-read timing chart




Fig.25 Fig.26

Timing standard values

Parameter	Cumbal		Unit		
Parameter	Symbol	Min.	Тур.	Max.	Unit
Latch setup time	tLC	0.1	_	_	μs
SDIN setup time	tSC	0.1	_	_	μs
RW setup time	tRC	0.1	_	_	μs
MEMDI setup time	tDIC	0.1	_	_	μs
Clock high time	tWH	0.1	_	_	μs
Clock low time	tWL	0.1	_	_	μs
Latch hold time	tCL	0.1	_	_	μs
RW hold time	tCR	0.1	_	_	μs
LATCH high time	tLA	0.6	_	_	μs
RW high time	tRW	0.6	_	_	μs
MEMDO delay time	tCDO	_	_	0.1	μs
CS delay time	tCCS	_	_	0.1	μs

Gamma correction output setting (BD8132FV and BD8139AEFV)

Equation (1) describes the relationship between the gamma correction output voltage (V0 to VH) and the DAC setting. Output voltage (V0 to VH) = $[(DAC \text{ setting} + 1) / 1,024] \times (REFIN / 2) \times 2$ (1)

The Vcom voltage can be set by attaching resistor R1 between the Vcom and FB pins and resistor R2 between the FB and GND pins. Equation (2) describes the relationship between the Vcom voltage and the DAC setting when using these resistors. Output voltage (Vcom) = $[(DAC \text{ setting} + 1) / 1,024] \times (REFIN / 2) \times (R1 + R2) / R2$ (2)




Fig. 27 Vcom Voltage Setting Circuit Diagram

Power supply sequence

Activate the digital power supply DVcc before the Vcc power supply to prevent IC malfunctions due to undefined logic in the digital circuit. Input serial data after canceling the power-on reset. When turning off the IC's power supplies, turn off Vcc and then DVcc.




Fig. 28 Power Supply Sequence Diagram

Power supply sequence standard values

Parameter	Cumbal		Limit		Unit	Condition
Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition
Serial input timing	tDS	100	_	_	μs	Cct = 1000 pF
VCC activation timing	tSV	0	10	_	μs	
REFIN activation timing	tVR	0	10	_	μs	
REFIN off timing	tRV	0	10	_	μs	
Power supply off timing	tVD	0	10	_	μs	
Vcc startup timing	tVCC	1	_	_	ms	

[BD8139AEFV]

Serial communications

The 2 wire serial control block consists of a register that stores data from the SCL and SDA pins and a DAC circuit that receives the output from this register and provides adjusted voltages to other IC blocks.

When the IC's power supply is activated, the reset function operates to set the register to a preset value.




Fig. 29 2 wire serial Control Block Diagram

(1) 2 wire serial timing chart

Slave mode (SLAVE/AR = low; supports write mode only; A0 = low)




Fig. 30 2 wire serial Timing Chart (Slave)

Of device addresses A7 to A0, A7 to A3 and A0 are specific to the gamma correction voltage generation IC and should be set as follows: (A7 to A0) = 11101(A2)(A1)0.

A1 and A2 can be set externally. Because these signals are pulled down internally, they are set to 0 when in the open state. When setting them to 1, connect them to the DVcc power supply. For this reason, A1 and A2 can be used to create 4 setting combinations. When using only slave mode, a maximum of 4 BD8139AEFV ICs can be connected to the 2 wire serial line.

The lower 4 bits of the second byte are used to store the register address. The following table describes the correspondence between register addresses and amp output. The third and fourth bytes are used to store the gamma correction voltage setting. The LSB acts as a parity check bit. The method for setting the LSB is described below.

Degister name		Add	ress		Behavior when data increases	Preset value
Register name	W3	W2	W1	W0	benavior when data increases	Data (9:0)
Register 0	0	0	0	0	V0 voltage value increases	00_0000_0000
Register 1	0	0	0	1	V1 voltage value increases	00_0000_0000
Register 2	0	0	1	0	V2 voltage value increases	00_0000_0000
Register 3	0	0	1	1	V3 voltage value increases	00_0000_0000
Register 4	0	1	0	0	V4 voltage value increases	00_0000_0000
Register 5	0	1	0	1	V5 voltage value increases	00_0000_0000
Register 6	0	1	1	0	V6 voltage value increases	00_0000_0000
Register 7	0	1	1	1	V7 voltage value increases	00_0000_0000
Register 8	1	0	0	0	V8 voltage value increases	00_0000_0000
Register 9	1	0	0	1	V9 voltage value increases	00_0000_0000
Register A	1	0	1	0	Vcom voltage value increases	00_0000_0000
Register 0-A	1	1	1	1	V0-Vcom voltage value increases	00_0000_0000

SDA serial data map

SLAVE mode(SLAVE/AR=L)

	First (M	SB)					L	_ast (LSB)					
Duto		bit											
Byte	7	7 6 5 4 3 2 1											
1		Device address (11101 <a2><a1>)</a1></a2>											
2		Don	't Care			Register	address						
3		data(9:3)											
4		data(2:0) Don't Care											

It needs 4 byte for slave mode.

When register address "1111", it is updated same data on all addresses.

Auto-read mode (SLAVE/AR = high)

The auto-read function enables automatic reading of the I²C bus interface's 1 kbit built-in memory.

When the reset signal is cleared, automatic reads from EEPROM begin.

In auto-read mode, A1 and A2 serve as the EEPROM word address setting pins.

When A1 and A2 are both set to low, read access is available for word addresses 0 through 21.

A2	A1	Read start word address	Read end word address
L	L	0 (00h)	21 (h)
Н	L	32 (20h)	53 (35h)
L	Н	64 (40h)	85 (55h)
Н	Н	96 (60h)	117 (75h)

The following table describes the 22-word data format read from the EEPROM.

	o iono mily table december the mera data remain each men the men								
Word	7	6	5	4	3	2	1	0	Output
1				Data (9:3)			PC	7/0
2	Data (2:0)			Don't Care					V0
3		Data (9:3)						PC	V1
4		Data (2:0)	Don't Care					VI
:		i							
21	Data (9:3)						PC	Vcom	
22		Data (2:0)	Don't Care PC				PC	VCOIII

The first and second words are used for the V0 setting, while the third and fourth words are used for the V1 setting. Including the Vcom setting, a total of 22 words of data are read. The LSB for all words contains an even parity check (PC). The LSBs for all EPROM data settings should be set. (Where the number 1 represents an even number.)

<Example of setting for EEPROM>

ν	A1=L,A2=L										REFIN	15	V	1
						da	ıta							4
	EEPROM WORD ADDRESS	BD8139AEFV	d7	d6	d5	d4	d3	d2	d1	d0	bin	dec	Setting voltage	
1	00h	V0①	1	1	1	0	0	1	0	0	1110010011	915	13.418	V0
2	01h	V0②	0	1	1	0	0	0	0	0				
3	02h	V1①	1	0	1	1	1	1	1	0	1011111010	762	11.177	V1
4	03h	V1②	0	1	0	0	0	0	0	1				
5	04h	V2①	1	0	1	0	1	0	1	0	1010101100	684	10.034	V2
6	05h	V2②	1	0	0	0	0	0	0	1				
7	06h	V3①	0	1	1	1	1	0	0	0	0111100001	481	7.061	V3
8	07h	V32	0	0	1	0	0	0	0	1				
9	08h	V4①	1	0	0	0	1	1	1	0	1000111110	574	8.423	V4
10	09h	V42	1	1	0	0	0	0	0	0				
11	0Ah	V5①	1	0	0	0	0	0	0	1	1000000000	512	7.515	V5
12	0Bh	V5②	0	0	0	0	0	0	0	0				
13	0Ch	V6①	0	1	0	1	0	1	0	1	0101010111	343	5.039	V6
14	0Dh	V62	1	1	1	0	0	0	0	1				
15	0Eh	V7①	0	1	0	1	1	1	1	1	0101111111	383	5.625	V7
16	0Fh	V72	1	1	1	0	0	0	0	1				
17	10h	V8①	0	1	0	0	1	0	1	1	0100101010	298	4.380	V8
18	11h	V82	0	1	0	0	0	0	0	1				
19	12h	V9①	0	0	0	1	1	1	1	0	0001111010	122	1.802	V9
20	13h	V92	0	1	0	0	0	0	0	1				
21	14h	VCOM①	1	1	1	1	1	1	1	1	1111111111	1023	7.500	VCOM
22	15h	VCOM2	1	1	1	0	0	0	0	1				R1=R2

※Must set "1" at d7 of 16ch.

Timing Chart




Fig. 31 2-wire serial Timing Chart (Auto-Read)

Only the EEPROM device address A3 = A2 = A1 = low is supported.

The auto-read function specifies the read start word address in EEPROM write mode. Then after resending the start signal, the data is read in read mode. When the parity check detects an error, a stop signal is sent and the auto-read function is repeated until no error is detected. If the auto-read function never completes, the EEPROM data settings should be reviewed.

• When operating in auto-read mode, a maximum of 2 BD8139AEFV ICs (A and B) can be connected to the I²C bus line. When using 2 ICs, change the CT pin capacitance value to avoid auto-read timing collisions. The following figure illustrates auto-read timing when using 2 ICs.





Fig 32 Auto-Read Timing Chart

Set the CT pin capacitance as follows:

Using an inappropriate capacitance setting may result in auto-read timing collisions, making it impossible to read data properly.

- 4	<u> </u>		3 ,	3 ,
	BD8139AEFV	Α	CT = 1000 pF	Scatter: Within 5%
	BD8139AEFV	В	CT = 3300 pF	Scatter: Within 5%

●2 wire serial bus data timing



* SDA latches at the SCL rising edge.

Fig 33

Timing standard values

Parameter	Symbol	2.3	Unit		
T didiliotoi	Gymbo.	Min.	Тур.	Max.	0
SCL frequency	fSCL	_	_	400	kHz
SCL high time	tHIGH	0.6	_	_	μs
SCL low time	tLOW	1.2	_	_	μs
Rise Time	tR	_	_	0.3	μs
Fall Time	tF	_	_	0.3	μs
Start condition hold time	tHD:STA	0.6	_	_	μs
Start condition setup time	tSU:STA	0.6	_	_	μs
SDA hold time	tHD:DAT	100	_	_	ns
SDA setup time	tSU:DAT	100	_	_	ns
Acknowledge delay time	tPD	0.1	_	0.9	μs
Acknowledge hold time	tDH	0.1	_	_	μs
Stop condition setup time	tSU:STO	0.6	_	_	μs
Bus release time	tBUF	1.2	_	_	μs

●Power supply sequence

Activate the digital power supply DVcc before the Vcc power supply to prevent IC malfunctions due to undefined logic in the digital circuit. Input serial data after canceling the power-on reset. When turning off the IC's power supplies, turn off Vcc and then DVcc.




Fig. 34 Power Supply Sequence Diagram

●Power supply sequence standard values

Parameter	Cymbol		Limit		Unit	Condition	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition	
Serial input timing	tDS	100	_	_	μs	Cct = 1000 pF	
Vcc activation timing	tSV	0	10	_	μs		
REFIN activation timing	tVR	0	10	_	μs		
REFIN off timing	tRV	0	10	_	μs		
Power supply off timing	tVD	0	10	_	μs		
Vcc startup timing	tVcc	1	_	_	ms		

Closing time for auto-read

(Input Vcc ~ Beginning auto-read ~ Taking time for auto-read, when 2use.)




Fig. 35

Time from input Vcc until final gamma output

 $t total1 = t1 + t2 \times 2 + t3 + t4$

ttotair = tr + tE x E + to + tr							
	min.	typ.	max				
t1	108	169	240				
t2	730	1160	1660				
t3	156	248	356				
t4	-	-	145				
t total	1724	2737	4061				

Unit: µsec

Time from input voltage until first gamma output (condition of input Vcc already)


t total2 = t1 + t5

total = t1 + to								
	min.	typ.	max					
t1	108	169	240					
t5	194	308	442					
t total	302	477	682					

Unit : µsec

**CT1=1000pF, CT2=3300pF, scatter within 5%

●When it inputs Vcc, it outputted the gamma output voltage.



DAC 1ch supports all gamma output amps by sample/hold function.

So, each amp operates reflesh by Tref.

	Min.	Тур.	Max.
Tref	63	101	145

Unit: µsec

Reflesh time of each amp is following.

Under condition of the small difference between setting voltage of amp and slew rate of Vcc is fast, when it inputs Vcc, it is possible that output voltage come from behind next output voltage.

$$\begin{cases} V0 = VDAC \times 2 \times & \frac{n0+1}{1024} \\ V1 = VDAC' \times 2 \times & \frac{n1+1}{1024} \\ VDAC' = VDAC + & \frac{SR}{2} \times tref \end{cases}$$
 (n0 : Setting voltage of 10bit)

Condition of non-reverse-voltage is following

$$\frac{n0+1}{n1+1} > 1 + \frac{SR \times tref}{2VDAC}$$

Under condition of the big difference between output voltage or slew rate of Vcc is slow, reverse-voltage don't occur much. Worst condition is following.

n0 / n1 > 1.0469

Notice that the setting voltage between V0 and V1 is within 720mV.

It is possible for reverse of voltage in transition.

●Input equivalent circuit diagrams

30ko ≸ 10Ω




Fig.37 I/O Equivalent Circuit Diagrams




Fig.38 I/O Equivalent Circuit Diagrams

10Ω

Notes for use

1) Absolute maximum ratings

Use of the IC in excess of absolute maximum ratings such as the applied voltage or operating temperature range may result in IC damage. Assumptions should not be made regarding the state of the IC (short mode or open mode) when such damage is suffered. A physical safety measure such as a fuse should be implemented when use of the IC in a special mode where the absolute maximum ratings may be exceeded is anticipated.

2) GND potential

Ensure a minimum GND pin potential in all operating conditions.

3) Setting of heat

Use a thermal design that allows for a sufficient margin in light of the power dissipation (Pd) in actual operating conditions.

4) Pin short and mistake fitting

Use caution when orienting and positioning the IC for mounting on printed circuit boards. Improper mounting may result in damage to the IC. Shorts between output pins or between output pins and the power supply and GND pins caused by the presence of a foreign object may result in damage to the IC.

5) Actions in strong magnetic field

Use caution when using the IC in the presence of a strong magnetic field as doing so may cause the IC to malfunction.

6) Testing on application boards

When testing the IC on an application board, connecting a capacitor to a pin with low impedance subjects the IC to stress. Always discharge capacitors after each process or step. Ground the IC during assembly steps as an antistatic measure, and use similar caution when transporting or storing the IC. Always turn the IC's power supply off before connecting it to or removing it from a jig or fixture during the inspection process.

7) Ground wiring patterns

When using both small signal and large current GND patterns, it is recommended to isolate the two ground patterns, placing a single ground point at the application's reference point so that the pattern wiring resistance and voltage variations caused by large currents do not cause variations in the small signal ground voltage. Be careful not to change the GND wiring patterns of any external components.

8) Regarding input pin of the IC

This monolithic IC contains P+ isolation and P substrate layers between adjacent elements in order to keep them isolated. P/N junctions are formed at the intersection of these P layers with the N layers of other elements to create a variety of parasitic elements. For example, when the resistors and transistors are connected to the pins as shown in Fig.39, a parasitic diode or a transistor operates by inverting the pin voltage and GND voltage. The formation of parasitic elements as a result of the relationships of the potentials of different pins is an inevitable result of the IC's architecture. The operation of parasitic elements can cause interference with circuit operation as well as IC malfunction and damage. For these reasons, it is necessary to use caution so that the IC is not used in a way that will trigger the operation of parasitic elements, such as the application of voltages lower than the GND (P substrate) voltage to input and output pins.




Fig.39 Example of a Simple Monolithic IC

9) Overcurrent protection circuits

An overcurrent protection circuit designed according to the output current is incorporated for the prevention of IC damage that may result in the event of load shorting. This protection circuit is effective in preventing damage due to sudden and unexpected accidents. However, the IC should not be used in applications characterized by the continuous operation or transitioning of the protection circuits. At the time of thermal designing, keep in mind that the current capacity has negative characteristics to temperatures.

10) TSD (Thermal shutdown) circuit


This IC incorporates a built-in TSD circuit for the protection from thermal destruction. The IC should be used within the specified power dissipation range. However, in the event that the IC continues to be operated in excess of its power dissipation limits, the attendant rise in the chip's junction temperature Tj will trigger the TSD circuit to turn off all output power elements. The circuit automatically resets once the junction temperature Tj drops.

Operation of the TSD circuit presumes that the IC's absolute maximum ratings have been exceeded. Application designs should never make use of the TSD circuit.


11) Testing on application boards


At the time of inspection of the installation boards, when the capacitor is connected to the pin with low impedance, be sure to discharge electricity per process because it may load stresses to the IC. Always turn the IC's power supply off before connecting it to or removing it from a jig or fixture during the inspection process. Ground the IC during assembly steps as an antistatic measure, and use similar caution when transporting or storing the IC.

Ordering part number





SSOP-B40





HTSSOP-B40





Notes

No copying or reproduction of this document, in part or in whole, is permitted without the consent of ROHM Co.,Ltd.

The content specified herein is subject to change for improvement without notice.

The content specified herein is for the purpose of introducing ROHM's products (hereinafter "Products"). If you wish to use any such Product, please be sure to refer to the specifications, which can be obtained from ROHM upon request.

Examples of application circuits, circuit constants and any other information contained herein illustrate the standard usage and operations of the Products. The peripheral conditions must be taken into account when designing circuits for mass production.

Great care was taken in ensuring the accuracy of the information specified in this document. However, should you incur any damage arising from any inaccuracy or misprint of such information, ROHM shall bear no responsibility for such damage.

The technical information specified herein is intended only to show the typical functions of and examples of application circuits for the Products. ROHM does not grant you, explicitly or implicitly, any license to use or exercise intellectual property or other rights held by ROHM and other parties. ROHM shall bear no responsibility whatsoever for any dispute arising from the use of such technical information.

The Products specified in this document are intended to be used with general-use electronic equipment or devices (such as audio visual equipment, office-automation equipment, communication devices, electronic appliances and amusement devices).

The Products specified in this document are not designed to be radiation tolerant.

While ROHM always makes efforts to enhance the quality and reliability of its Products, a Product may fail or malfunction for a variety of reasons.

Please be sure to implement in your equipment using the Products safety measures to guard against the possibility of physical injury, fire or any other damage caused in the event of the failure of any Product, such as derating, redundancy, fire control and fail-safe designs. ROHM shall bear no responsibility whatsoever for your use of any Product outside of the prescribed scope or not in accordance with the instruction manual.

The Products are not designed or manufactured to be used with any equipment, device or system which requires an extremely high level of reliability the failure or malfunction of which may result in a direct threat to human life or create a risk of human injury (such as a medical instrument, transportation equipment, aerospace machinery, nuclear-reactor controller, fuel-controller or other safety device). ROHM shall bear no responsibility in any way for use of any of the Products for the above special purposes. If a Product is intended to be used for any such special purpose, please contact a ROHM sales representative before purchasing.

If you intend to export or ship overseas any Product or technology specified herein that may be controlled under the Foreign Exchange and the Foreign Trade Law, you will be required to obtain a license or permit under the Law.



Thank you for your accessing to ROHM product informations. More detail product informations and catalogs are available, please contact us.

ROHM Customer Support System

http://www.rohm.com/contact/