# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





# LED Drivers for Automotive Light

# BD8381AEFV-M

### **General Description**

BD8381AEFV-M is a white LED driver with the capability of withstanding high input voltage (50V MAX). It has also an integrated current-mode, buck-boost DC/DC controller to achieve stable operation against high input voltage and to remove the constraint of the number of LEDs in series connection.

The LED brightness is controlled by either linear or PWM signal and is also possible to be controlled even without using a microcomputer, but instead, by means of the built-in PWM brightness signal generation circuit.

#### Features

- Integrated buck-boost current-mode DC/DC controller
- Built-in CR timer for PWM brightness
- PWM linear brightness
- Built-in protection functions (UVLO, OVP, TSD, OCP, SCP)
- LED error status detection function (OPEN/ SHORT)

#### Applications

Headlight and Daytime Running Light etc.

### **Typical Application Circuit and Block Diagram**

#### Key Specifications

- Input Supply Voltage Range:
- Operating Temperature Range: -40°C to +125°C

Package

W(Typ) x D(Typ) x H(Max)

5.0V to 30V





OProduct structure: Silicon monolithic integrated circuit OThis product has no designed protection against radioactive rays

# **Pin Configuration**



# **Pin Descriptions**

Pin	Symbol	Function
1	COMP	Error amplifier output
2	SS	Soft start setting input
3	VCC	Input power supply
4	EN	Enable input
5	RT	Oscillation frequency-setting resistance input
6	SYNC	External synchronization signal input
7	GND	Small-signal GND
8	THM	Thermally sensitive resistor connection pin
9	FB	ERRAMP FB signal input pin
10	DISC	CR Timer discharge pin
11	VTH	CR Timer threshold pin
12	DRLIN	DRL switch pin (Pulse output setting pin)
13	FAIL1	Failure signal output
14	FAIL2	LED open/short detection signal output
15	OVP	Over-voltage detection input
16	LEDC	LED short detection pin (LED detection side)
17	LEDR	LED short detection pin (Resistor detection side)
18	N.C.	-
19	PGND	PWM brightness source pin
20	PWMOUT	PWM brightness signal output pin
21	СТ	GND short protection timer setting pin
22	OUTL	Low-side external FET Gate Drive out put
23	DGND	Low-side FET driver source pin
24	SW	High-side FET Source pin
25	OUTH	High-side external FET Gate Drive out put
26	CS	DC/DC output current detection pin
27	BOOT	High-side FET driver source pin
28	VREG	Internal reference voltage output

# Absolute Maximum Ratings (Ta=25°C)

Parameter	Symbol	Rating	Unit
Power Supply Voltage	V <sub>CC</sub>	50	V
Boot Voltage	V <sub>BOOT</sub>	55	V
SW,CS,OUTH Voltage	$V_{SW}, V_{CS}, V_{OUTH}$	50	V
BOOT-SW Voltage	V <sub>BOOT-SW</sub>	7	V
VREG,OVP,OUTL,FAIL1,FAIL2,THM,SS, COMP,RT,SYNC,EN,DISC,VTH,FB,LEDR, LEDC,DRLIN, PWMOUT,CT Voltage	VREG, VOVP, VOUTL, VFAIL1, VFAIL2, VTHM, VSS, VCOMP, VRT, VSYNC, VEN, VDISC, VVTH, VFB, VLEDR, VLEDC, VDRLIN, VPWMOUT, VCT	-0.3 to +7 < $V_{CC}$	V
Power Consumption	Pd	1.45 <sup>(Note 1)</sup>	W
Operating Temperature Range	Topr	-40 to +125	°C
Storage Temperature Range	Tstg	-55 to +150	°C
Junction Temperature	Tjmax	150	°C

(Note 1) IC mounted on glass epoxy board measuring 70mm x 70mm x 1.6mm, power dissipated at a rate of 11.60mW/°C at temperatures above 25°C. **Caution:** Operating the IC over the absolute maximum ratings may damage the IC. The damage can either be a short circuit between pins or an open circuit between pins and the internal circuitry. Therefore, it is important to consider circuit protection measures, such as adding a fuse, in case the IC is operated over the absolute maximum ratings..

# **Recommended Operating Conditions** (Ta=25°C)

Parameter	Symbol	Rating	Unit
Power Supply Voltage	Vcc	5.0 to 30	V
Oscillating Frequency Range	fosc	100 to 600	kHz
External Synchronization Frequency Range	fsync	f <sub>osc</sub> to 600	kHz
External Synchronization Pulse Duty Range	f <sub>SDUTY</sub>	40 to 60	%

(Note 2) Connect SYNC to GND or OPEN when not using external frequency synchronization.

(Note 3) Do not switch between internal and external synchronization when an external synchronization signal is input to the device.

# Electrical Characteristics (Unless otherwise specified, V<sub>CC</sub>=12V Ta=25°C)

Deveneter	Currente e l	Limit			Linit	Conditiona
Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Circuit Current	Icc	-	4.5	7.0	mA	EN=Hi, SYNC=Hi, RT=OPEN, C <sub>IN</sub> =10µF
Standby Current	ISTBY	-	0	8	μA	EN=Low
[VREG Block (VREG)]			L	1		
Reference Voltage	V <sub>REG</sub>	4.5	5.0	5.5	V	I <sub>BEG</sub> =-5mA, C <sub>BEG</sub> =10μF
[OUTH Block]						
OUTH High-Side ON-Resistance	BONHH	1.5	3.5	7.0	Ω	I <sub>ON</sub> =-10mA
OUTH Low-Side ON-Resistance	BONH	1.0	2.5	5.0	Ω	
Over-Current Protection	N/	V <sub>CC</sub>	V <sub>CC</sub>	Vcc		
Operating Voltage	VOLIMIT	-0.68	-0.60	-0.52	V	
SS Charge Current	Iss	3	5	7	μΑ	V <sub>SS</sub> =0V
[OUTL Block]						
OUTL High-Side ON-Resistance	R <sub>ONLH</sub>	2.0	4.0	8.0	Ω	I <sub>ON</sub> =-10mA
OUTL Low –Side ON-Resistance	R <sub>ONLL</sub>	1.0	2.5	5.0	Ω	I <sub>ON</sub> =10mA
[SW Block]						
SW Low -Side ON-Resistance	R <sub>ONSW</sub>	2.0	4.5	9.0	Ω	I <sub>ONSW</sub> =10mA
[PWMOUT Block]			I.	1		
PWMOUT High-Side ON-Resistance	RONPWMH	2.0	4.0	8.0	Ω	I <sub>ONPWMH</sub> =-10mA
PWMOUT Low-Side ON-Resistance	RONPWAL	1.0	2.5	5.0	Ω	IONPWML=10mA
[Error Amplifier Block]	01111112		_			
Reference Voltage1	V <sub>REE1</sub>	0.194	0.200	0.206	V	FB-COMP Short.1MΩ/250kΩ
Beference Voltage2	V <sub>REE2</sub>	0.190	0.200	0.210	V	
The Amount of Change of VREF	ULL Z	0.100	0.200	0.210		FB-COMP Short, $1M\Omega/250k\Omega$
by Temperature	dV <sub>REF2</sub>	-0.090	-0.045	-0.003	mv/°C	Ta=-40 C to +125°C
COMP Sink Current	I <sub>COMPSINK</sub>	50	75	100	μΑ	$V_{FB}=0.4V, V_{COMP}=1V$
COMP Source Current	<b>I</b> COMPSOURCE	-100	-75	-50	μA	V <sub>FB</sub> =0V, V <sub>COMP</sub> =1V
Max Duty Output	Dmax	83	90	-	%	f <sub>OSC</sub> =300kHz
[Oscillator Block]						
Oscillating Frequency	fosc	285	300	315	KHz	R <sub>RT</sub> =200kΩ
[OVP Block]				1		L
Over-Voltage Detection Reference Voltage	V <sub>OVP</sub>	1.9	2.0	2.1	V	V <sub>OVP</sub> =Sweep up
OVP Hysteresis Width	V <sub>OHYS</sub>	0.45	0.55	0.65	V	V <sub>OVP</sub> = Sweep down
[UVLO Block ]						
UVLO Voltage	V <sub>UVLO</sub>	4.0	4.35	4.7	V	V <sub>CC</sub> = Sweep down
UVLO Hysteresis Width	VUHYS	50	150	250	mV	V <sub>CC</sub> = Sweep up
[PWM Generation Circuit Block]				1		L
VTH Threshold Voltage	V <sub>TH1</sub>	3	2/3V <sub>REG</sub>	3.7	V	
VTH Threshold Voltage	V <sub>TH2</sub>	1	1/3V <sub>REG</sub>	2	V	
PWM Minimum ON Width	t <sub>PWMON</sub>	25	-	-	μs	
LED OPEN Detection Function	VOPEN	30	50	70	mV	
LED SHORT Detection Function	VSHORT	100	200	400	mV	
LED GND Short Protection Timer	t <sub>SHORT</sub>	100	150	200	ms	C <sub>CT</sub> =0.1µF
[Logic Inputs]	Shorti				-	
Input HIGH Voltage		3.0	-	-	V	
Input I OW Voltage	VINI	GND	-	10	v	
Input Current 1		20	35	50	ν 11Δ	VIN=5V (SYNC/DRUN)
Input Current 2		15	30	45	μ/	$V_{\text{EN}} = 5V$ (ENI)
IFAIL Output (Open Drain) 1	<b>I</b> EN	15	50	ΨJ	μΛ	
	M		0.1	0.0	V	L. 0.1mA
I all LOW VOILage	VOL	-	0.1	0.2	v	

## Typical Performance Curves







Figure 2. Oscillating Frequency vs Temperature (f<sub>OSC</sub> Temperature Characteristic)



Figure 4. Circuit Current vs Power Supply Voltage

#### **Typical Performance Curves – continued**







Figure 6. Efficiency vs Power Supply Voltage (Input Voltage Dependence)





Figure 8. PWMOUT Output Voltage vs VTH Threshold Voltage



Figure 9. Output Voltage vs DRLIN Threshold Voltage



Figure 10. Output Voltage vs EN Threshold Voltage (DRLIN=VREG)







Figure 12. Over-Voltage Detection Reference Voltage vs Temperature (OVP Voltage Temperature Characteristic)

# **Typical Performance Curves – continued**







Figure 14. LED Short Detection Voltage vs Temperature

# **Application Information**

# 1. Application Circuit

## **Application Circuit 1**



#### Figure 15

Buck application composition (It is INP1, INP2 and two input selector function and EN connected direct to VCC)

#### **Application Circuit 2**



Figure 16 Boost application composition (When invalidating short detection and EN is inputted by a voltage divider)

# 2. Reference PCB Setting



Figure	1	7
iguic		'

Vcc=8V to 16V, Vout=16V, ILED=1A, fosc=300kHz, PWM dummign25%, PWM Frequency 130H
---

No.	Component Name	Component Value	Product Name	No.	Component Name	Component Value	Product Name
1	CVCC1	10µF	GCM32ER71E106KA42	23	CCS	N.M	-
2	CVCC2	10µF	GCM32ER71E106KA42	24	CBOOT	0.1µF	GCM188R11H104KA42
3	CVCC3	0.1µF	GRM31CB31E104KA75B	25	Q1	RSS070N05	-
4	CPC	0.1µF	GCM188R11H104KA42	26	DI1	RB050L-40	-
5	RPC	820Ω	MCR03 Series	27	RSW1	0Ω	-
6	CSS	0.1µF	GCM188R11H104KA42	28	RSW2	N.M	-
7	RRT	200kΩ	MCR03 Series	29	RQ1	N.M	-
8	RTHM11	100kΩ	MCR03 Series	30	L	10µH	SLF12575T100M5R4-H
9	RTHM12	100kΩ	MCR03 Series	31	ROUTL	00	MCR03
10	RTHM21	100kΩ	MCR03 Series	32	Q2	RSS070N05	-
11	RTHM22	100kΩ	MCR03 Series	33	DI2	RF201L2S	-
12	RTHM3	Ω	-	34	COUT1	10µF	GCM32ER71E106KA42
13	TR	-	-	35	COUT2	10µF	GCM32ER71E106KA42
14	RCR1	30kΩ	MCR03 Series	36	ССТ	0.1µF	GCM188R11H104KA42
15	RCR2	10kΩ	MCR03 Series	37	ROVP1	270kΩ	MCR03
16	CCR	0.22µF	GCM21BR11H224KA01	38	ROVP2	30kΩ	MCR03
17	FRL1	100kΩ	MCR03 Series	39	RLEDR1	90kΩ	MCR03
18	FRL2	100kΩ	MCR03 Series	39	RLEDR2	30kΩ	MCR03
19	CREG	10µF	GCM32ER71E106KA42	40	Q3	RSS070N0	-
20	RCS1	110mΩ	MCR100JZHFSR110	41	RQ3	N.M	-
21	RCS2	N.M	-	42	RSENSE1	200mΩ	MCR100JZHFSR510
22	RCS3	Ω	-	43	RSENSE2	N.M	-

(Note)

 When no PWM dimming, DI2 should be a schottky diode instead of a Fast Recovery diode to improve efficiency. When dimming with External PWM signal, DISC should be pulled up to VREG with 10KΩ, then input PWM signal to VTH.(when no PWM dimming, remove Q3 and replace R<sub>Q3</sub>=0Ω and short to DS)

- Efficiency improvement is possible by making DI2 a schottky Diode .However, since high temperature leakage current is large and output voltage ripple is large as well, LED may flicker when PWM dimming ratio is very low. So it is recommended to use a Fast recovery Diode.
- Values of the capacitors can be smaller than the amount that was selected by the DC bias characteristics of the capacitor when using ceramic capacitors.
- For EMI reduction, please insert resistance to ROUTL and RBOOT. It is recommended to be below 20Ω.
- The output voltage ripple is larger in Boost application than in Buck application. Hence, it is recommended to use at least 100μ F output capacitor.

# 3. 5V Voltage Reference (VREG)

5V (Typ) is generated from the VCC input voltage when the enable pin is set high. This voltage is used to power internal circuitry, as well as the voltage source for device pins that need to be fixed to a logical HIGH.

UVLO protection is integrated into the VREG pin. The voltage regulation circuitry operates uninterrupted for output voltages higher than 4.5 V (Typ), but if output voltage drops to 4.3 V (Typ) or lower, UVLO engages and turns the IC off. Connect a capacitor ( $C_{REG} = 10\mu$ F Typ) to the VREG terminal for phase compensation. Operation may become unstable if  $C_{REG}$  is not connected.





Figure 18. LED current setting block diagram

Figure 19. The LED current derating by THM terminal

(2) Linear dimming function

LED current can be controlled linearly by using the THM terminal which is commonly used as a derating function. For example, THM terminal is used when suppressing the degradation at high temperature of the LED (Figure 20) and controlling the excessive current to the external components under the conditions likely to occur in the power supply voltage fluctuations in the idling stop function.  $V_{THM}$  input range is recommended  $V_{THM} \ge 0.4V$ .



Figure 20. The derating use case with thermistor resister.

### 5. Setting of CR Timer Dimming

It is possible to set the PWM frequency ( $f_{PWM}$ ) and the PWM on Duty (DON) with the external resistor and capacitor by using the built-in CR timer function. This function can be used to set the Dimming range from 2%up to 45% and the frequency range from 100Hz up to 20kHz. When a Hi voltage is applied at DRLIN terminal, 100% On-Duty is outputted at the PWMOUT terminal and at the LED current, independent of the PWM signal and the CR Timer. The minimum PWM pulse width is 25µs.





Synchronization of the PWM dimming signal with an external signal is possible by inputting the external signal at the VTH terminal. The Hi voltage of the external signal can be more than 3.7V and the Low voltage can be less than 1.0V.





# 6. Relationship between PWM dimming and SCP protection

If the PWM ON-Time is short, even if it is an internal or an external PWM dimming, it will cause the rise time of the output voltage to be delayed and there is likely to have a false detection of the SCP. Figure 23 and Figure 24 indicates the relation between SCP and PWM dumming. Detail explanation of SCP is described in P.16.



TSCP

Figure 24. The relation of the output voltage rise time and SCP protection (at PWM dimming)

The rise time of the output voltage at PWM dimming is calculated as follows. The COMP voltage starts to increase when PWM=Hi and the switching output of the DC/DC circuit depends on the  $C_{PC}$  capacitor connected at the COMP terminal .It also affects the soft start time during start-up to prevent the rush current. (Refer to P.15 for more details.)

Base on the above explanation, the time  $(t_{UP})$  it takes for the output voltage to reach the steady state level is calculated as follows.

 $t_{UP} = t_{SS} + t_{COMP}$ 

$$t_{SS} = \frac{V_{SWST}[V] \times C_{SS}[\mu F]}{I_{SS}[\mu A]}$$

 $t_{COMP} = \frac{V_{SWMAX}[V] \times C_{PC}[\mu F]}{I_{COMPSOURCE}[\mu A]} \times \frac{1}{DON}$ 

Rise Time of COMP voltage :  $t_{COMP}$ COMP source current :  $I_{COMPSOURCE}$ Capacitor of COMP :  $C_{PC}$ Soft start time :  $t_{SS}$ SS Charged current :  $I_{SS}$ Capacitor of SS :  $C_{SS}$ PWM Dimming rate : DON Soft start release voltage 0.85V (Max) :  $t_{SWST}$ MaxDuty output voltage 2.0V (Max) :  $V_{SWMAX}$ 

During the rise time of the output voltage which is calculated above, SCP detection starts the timer operation which is synchronized with EN. If the PWM dimming ratio is low and the rise time of output voltage is delayed, there is a possibility for a false detection of SCP. Ex)

The condition that  $I_{COMPSOURCE}{=}75\mu A, C_{PC}{=}0.1\mu F, I_{SS}{=}5\mu A, C_{SS}{=}0.1\mu F, DON{=}5\%$  are  $t_{SS}{=}17ms, t_{COMP}{=}53.3ms.$  So,  $t_{UP}$  is about 60ms

From the above, when using the PWM dimming, it must establish the below relationship. (t<sub>SCP</sub> indicates the SCP mask time. It indicates P.16 in detail.)

 $t_{UP} < t_{SCP}$ 

As a reference, it is recommended that  $1.2 \times t_{UP} < t_{SCP}$ .

There is a need to reduce  $C_{PC}$  or  $C_{SS}$  in order to achieve fast rise time. If the  $C_{SS}$  is decreased, the overshoot of the output voltage increases as the inrush current increases. On the other hand, if the  $C_{PC}$  is decreased, the phase margin becomes unstable due to the failure to start at the right timing when the recommended range of  $1.2 \times t_{UP} < t_{SCP}$  is not met. Also, always confirm that , CT terminal is connected to GND. The power supply voltage VCC after applying a PWM signal input, please input always earlier than the EN control signal when used in external input PWM as stated in P.19.

#### 7. DC/DC controller

#### (1) Over-voltage protection circuit (OVP)

The output of the DCDC converter should be connected to the OVP pin via a voltage divider. In determining the appropriate trigger voltage of the OVP block, consider the total number of LEDs in series and the maximum V<sub>F</sub> variation. The OVP terminal voltage, V<sub>OVP</sub> is recommended to be in the range of  $1.2V < V_{OVP} < 1.4V$  during normal operation. If V<sub>OVP</sub> is not at the normal operating range, it is possible to detect LED open protection. And the role of the OVP function is for the protection of the half-short mode of FB terminal short (V<sub>FB</sub> ≈ 0.1V).

#### (2) DC/DC converter oscillation frequency (fosc)

The regulator's internal triangular wave oscillation frequency can be set via a resistor connected to the RT pin (pin 5). This resistor determines the charge/discharge current to the internal capacitor, thereby changing the oscillation frequency. Refer to the following theoretical formula when setting RT:

$$f_{OSC} = \frac{60 \times 10^6}{R_{RT}[\Omega]} \times \alpha \ [kHz]$$

 $60 \times 10^{6}$  (V/A/S) is a constant (±5%) determined by the internal circuitry, and  $\alpha$  is a correction factor that varies in relation to RT: (RT:  $\alpha = 100$ k $\Omega$ : 1.0, 150k $\Omega$ : 0.99, 200k $\Omega$ : 0.98, 280k $\Omega$ : 0.97)

A resistor in the range of  $100k\Omega$  to  $280k\Omega$  is recommended. Settings that deviate from the frequency range shown below may cause switching to stop, causing the device operation to be unstable.

Please consider the parasitic capacitance of RT terminal at PCB board design. It must be less than 50pF.



#### (3) External DC/DC converter oscillation frequency synchronization (f<sub>SYNC</sub>)

Please do not switch from external to internal oscillation of the DC/DC converter if an external synchronization signal is present on the SYNC pin. When the signal on the SYNC terminal is switched from high to low, a delay of about 30 µs (typ) occurs before the internal oscillation circuit starts to operate (only the rising edge of the input clock signal on the SYNC terminal is recognized). Consider that; if the external sync is already running and is switched to internal synchronization from external synchronization. It may cause the output voltage overshoot and erroneous open detection may occur.

In addition, whenever an external synchronization is used, please set the  $R_{RT}$  such that the external synchronization frequency is  $f_{SYNC} < f_{OSC} \times 1.2$ .

#### (4) Soft Start Function

The soft-start (SS) limits the current and slows the rise-time of the output voltage during the start-up, and hence leads to the prevention of the overshoot of the output voltage and the inrush current. The SS voltage is Low when the OCP and the OVP is detected. Switching is stopped and operation is resumed.

 $t_{SS}$  (soft-start time) is calculated using the formula below. Please refer to P.23 for more detailed application of the setting method.

ł	_	$V_{SWST}[V] \times C_{SS}[\mu F]$
SS	_	$I_{SS}[\mu A]$

Soft start time:  $t_{SS}$ Soft start charge current 5µA (Typ):  $I_{SS}$ Capacitor of SS:  $C_{SS}$ Soft start release voltage 0.85V (Max):  $V_{SWST}$ 

#### (5) Self-diagnostic functions

The operating status of the built-in protection circuit is propagated to FAIL1 and FAIL2 pins (open-drain outputs). FAIL1 becomes low when UVLO, TSD, OVP, OCP, or SCP protection is engaged, whereas FAIL2 becomes low when open or short LED is detected.



#### (6) Operation of the Protection Circuit

(a) Under-Voltage Lock Out (UVLO)

The UVLO shuts down all the circuits except for VREG when VCC  $\leq$  4.3V (TYP).

(b) Thermal Shut Down (TSD)

The TSD shuts down all the circuits except for REG when the Tj reaches 175°C (TYP), and releases when the Tj becomes below 150°C (TYP).

(c) Over Current Protection (OCP)

The OCP detects the current through the power-FET by monitoring the voltage of the high-side resistor and activates when the CS voltage becomes less than  $V_{CC}$ -0.6V (TYP). When the OCP is activated, the external capacitor of the SS pin will discharge and the switching operation of the DCDC turns off.

(d) Over Voltage Protection (OVP)

The output voltage of the DCDC is detected with the OVP-pin voltage and the protection activates when the OVP-pin voltage becomes greater than 2.0V (TYP). When the OVP is activated, the external capacitor of the SS pin will discharge and the switching operation of the DCDC turns off.

### (7) Short Circuit Protection (SCP) (Following Figure 36 in P.21)

SCP is independent from PWM dimming. When the FB-pin voltage becomes less than 0.05V (TYP), the internal counter starts operating and latches off the circuit approximately after 150ms (when  $C_{CT} = 0.1 \mu$ F). If the FB-pin voltage becomes over 0.05V before 150ms, then the counter resets. When the LED anode (i.e. DCDC output voltage) is shorted to ground, the LED current turns off and the FB-pin voltage becomes low. Furthermore, the LED current also turns off when the LED cathode is shorted to ground. Hence in summary, the SCP works in both cases when the LED anode and the LED cathode is being shorted.

SCP mask timer ( $t_{SCP}$ ) can be calculated using the following expression.

	SCP mask timer : t <sub>SCP</sub>
$C [uF] \vee V [V]$	CT charge current 5µA (Typ) : I <sub>CT</sub>
$t_{SCP} = \frac{C_{CT}[\mu r] \times V_{CT}[\nu]}{V_{CT}[\nu]} \times 8count$	Capacitor of CT : C <sub>CT</sub>
$I_{CT}[\mu A]$	CT terminal Voltage 0.8V (Typ) : V <sub>CT</sub>

The need for SCP varies depending on the application. The OCP is detected and limited by High side SW, when the output is shorted to GND in the Buck / Buck-Boost application. Since the current continues to flow continuously, set the SCP timer to stop after an error is detected. On the other hand, the current path can not be cut off and large current continues to flow in the Boost application because there is no High side SW in Buck / Buck-Boost application. Therefore, please mask the SCP function in boost application. (CT terminal short to GND)

#### (8) LED Open Detection(Following Figure 34 in P.20)

When the FB-pin voltage < 50mV (TYP) as well as OVP-pin voltage  $\ge 1.7V$  (TYP) operates in these ranges, the device detects LED open and latches off that particular channel.

#### (9) LED Short Detection(Following Figure 35 in P.20)

Less brightness of the light source will be produced whenever one LED is shorted somewhere within the load. If the guaranteed luminance of the light source is required, detection of the failure in the circuit must be performed. LED short detection is activated whenever one of the LEDs in the circuit, is shorted. In case of a short circuit, problem of LED short detection is informed. When one of the LEDs used is shorted somewhere in the circuit, |LEDR-LEDC|  $\ge 0.2$  (TYP), the internal counter starts operating, and approximately after 100ms (when f<sub>OSC</sub> = 300 kHz) the operation latches off. With the PWM brightness control, the detection operation only proceeds when PWM=Hi. If the condition of the detection operation is released before 100ms (when f<sub>OSC</sub> = 300 kHz), then the internal counter resets.

 $t_{SHORT} = 1/f_{OSC} \times 32770 / DON$ 

LED short timer : t<sub>SHORT</sub> DC/DC oscillator frequency : f<sub>OSC</sub> PWM dimming ratio : DON

There is a possibility that the LED short detection malfunctions when the difference of  $V_F$  is large. Therefore, please adjust external resistance connected for  $V_F$ . It is recommended to be 1V-3V of the input voltage range of LEDR and LEDC.

(Note) The counter frequency is the DCDC switching frequency determined by the RT. The latch proceeds at the count of 32770.



Figure 27. High luminance LED (multichip) when using Y piece



Figure 28. When using the single chip (White LED)





# 8. Error all condition

Protoction	Detecting Condition	Operation after detect	
FIDIECTION	[Detect] [Release]		Operation after detect
UVLO	V <sub>CC</sub> <4.35V	V <sub>CC</sub> >4.5V	All blocks (but except VREG) shut down
TSD	Tj>175°C	Tj<150°C	All blocks (but except VREG) shut down
OVP	V <sub>OVP</sub> >2.0V	V <sub>OVP</sub> <1.45V	SS discharged
OCP	$V_{CS} \le V_{CC}$ -0.6V	$V_{CS}>V_{CC}-0.6V$	SS discharged
SCP	V <sub>FB</sub> <0.05V (150ms delay when C <sub>CT</sub> =0.1µF)	EN or UVLO	Counter starts and then latches off all blocks (but except REG)
LED open	V <sub>FB</sub> <0.05V & V <sub>OVP</sub> >1.7V	EN or UVLO	Counter starts and then latches off all blocks (but except REG)
LED short	I <sub>VLEDR</sub> -V <sub>LEDCI</sub> ≥ 0.2V (100ms delay when f <sub>OSC</sub> =300kHz)	EN or UVLO	Counter starts and then latches off all blocks (but except REG)

### 9. Effectiveness of the protection of each application



	DC/DC Application			
PROTECTION	Buck	Boost	Buck-Boost	
UVLO	$\checkmark$	$\checkmark$	$\checkmark$	
OCP	✓	✓	✓	
OVP	✓	✓	✓	
DC/DC Output short GND detection	✓	Note1	✓	
LED short detection	✓	✓	✓	
LED Open detection	✓	✓	✓	
LED Anode/Casode short detection	Note2	Note2	Note2	

- Note1 : When the DC/DC output is shorted to GND using Boost application, there is a possibility of high current flow which lead to the destruction of the external components. For the reduction of current in the external components, CT terminal is connected to GND.
- Note2 : LED doesn't light when LED is shorted between anode and cathode. Under shorting LED, when using Buck/Buck-Boost application, may cause the large current not to flow while when using Boost application, there is a large current flowing from VCC to GND.

#### 10. Power supply turning on sequence



Figure 33

Power supply turning on sequence

- (1) After becoming  $V_{CC}$ >5V, the input of the other signals is possible.
- 2 Before EN inputs, please fix VTH, THM, DRLIN, SYNC terminal voltage. An input order is not related.
- ③ VREG rises simultaneously with the input of EN, UVLO protection releases and switching starts.
- ④ VREG falls simultaneously with EN=Off.
- (5) Please stop input signal of VTH, THM, DRLIN, SYNC terminal voltage. An input order is not related.

6 VCC is OFF.

Note: It leads to the destruction of IC and external parts because it doesn't error output according to an external constant of adjacent pin 24pin SW terminal, 25pin OUTH terminal, 26pin CS terminal and 27pin BOOT terminal.

#### 11. Operation in error circumstances of LED

(1) LED open detection



Figure 34

#### (2) LED short detection





It detects short and error is detected with FAIL2 after the timer TSHORT.

Ex) TSHORT is about 100ms under the condition that FOSC=300kHz and dimming=100%. TSHORT is about 200ms under the condition that FOSC=300kHz and dimming=50%.



(3) LED anode short to GND detection



Figure 36

Note: When GND short-circuits by the DC/DC output by Boost application, high current flows and may lead to the destruction of external parts. The boost application does not enable the GND short protection of the DC/DC output.

### 12. Procedure for external components selection

Follow the steps as shown below in selecting the external components (1)Work with PWM dimming frequency and ratio setting. (2) Work with SCP mask timer setting. (3) Work with the soft start setting. (4) Work with  $C_{PC}$  setting that will meet the condition of the rise time of the output voltage such that  $t_{UP}$  < SCP mask timer  $t_{SCP}$ . (5) Work out  $I_{L\_MAX}$  from the operating conditions. <-Feedback the value of L (6) Select the value of  $R_{CS}$  such that  $I_{OCP} > I_{L_MAX}$ . Select the value of L such that 0.05[V/µs]  $< \frac{\text{Vout}}{L} \times R_{\text{CS}} < 0.3[\text{V/}\,\mu\text{s}].$ (7) L (8) Work with the Over-Voltage Protection (OVP) setting. (9) Select coil, schottky diodes, MOSFET and RCS which meet the ratings. (10)Select the output capacitor which meets the ripple voltage requirements. (11) Select the input capacitor. (12)Work with the compensation circuit. (13)Verify through experimentation.

#### (1) PWM dimming frequency and ratio setting

It is possible to set the PWM frequency (f<sub>PWM</sub>) and the PWM on Duty (DON) in the external resistor and capacitor using the built-in CR timer function.



#### (2) SCP mask timer setting

SCP mask timer (t<sub>SCP</sub>) is determined by the CT terminal capacitor which is calculated using the following expression.

 $t_{SCP} = \frac{C_{CT}[\mu F] \times V_{CT}[V]}{I_{CT}[\mu A]} \times 8count$ 

SCP mask timer :  $t_{SCP}$ CT charge current 5µA (Typ) :  $I_{CT}$ Capacitor of CT :  $C_{CT}$ CT terminal Voltage 0.8V (Typ) :  $V_{CT}$ 

In the P.14, when LED number is large or PWM dimming ratio is low, it may not satisfy the relational formula which has been described in P.14. Please connect CT terminal to GND in case the relational formula is not satisfied.

#### (3) Setting of the soft-start

The soft-start allows the coil current as well as the overshoot of the output voltage at the start-up to be minimized. For the capacitance, it is recommended to be in the range of  $0.001\mu$ F ~  $0.1\mu$ F. If the capacitance is less than  $0.001\mu$ F, it may cause an overshoot on the output voltage while if the capacitance is greater than  $0.1\mu$ F, it may cause massive reverse current through the parasitic elements of the IC and may damage the whole device.

$$t_{SS} = \frac{V_{SWST}[V] \times C_{SS}[\mu F]}{I_{SS}[\mu A]}$$

(4) C<sub>PC</sub> setting that meets the condition of the rise time of the output voltage such that t<sub>UP</sub> < SCP mask timer t<sub>SCP</sub> The rise time of the output voltage (t<sub>UP</sub>) can be calculated using the following formula.

 $t_{UP} = t_{SS} + t_{COMP}$ 

 $t_{COMP} = \frac{V_{SWMAX}[V] \times C_{PC}[\mu F]}{I_{COMPSOURCE}[\mu A]} \times \frac{1}{DON}$ 

Rise Time of the COMP voltage :  $t_{COMP}$ COMP source current :  $I_{COMPSOURCE}$ Capacitor of COMP :  $C_{PC}$ PWM Dimming rate : DON MaxDuty output voltage 2.0V (Max) :  $V_{SWMAX}$ 

Please adjust  $C_{\text{PC}}$  and  $C_{\text{CT}}$  to satisfy the following relationship.

t<sub>UP</sub><t<sub>SCP</sub>

For a guide, it is recommended that  $1.2 \times t_{UP} < t_{SCP}$ .

If the above formula is not satisfied, failure in the activation of the SCP may occur regardless of which application. So it is important to connect CT terminal to GND to prevent the false detection of SCP protection circuit.

### (5) I<sub>L\_MAX</sub> from the operating conditions.

(a) Calculation of the maximum output voltage (V<sub>OUT</sub>) To calculate the V<sub>OUT</sub>, it is necessary to take into account the V<sub>F</sub> variation and the number of LEDs connected in series connection.

$$V_{OUT} = (V_F + \Delta V_F) \times N + V_{REF} + R_{PWMON} \times I_{OUT}$$

(b) Calculation of the output current  $I_{LED}$ 

 $I_{LED} = \frac{V_{REF}}{R_{SET}}$ 

(c) Calculation of the input peak current  $I_{L\_MAX}$ 

Buck-Boost

$$\overline{I_{L}_{MAX}} = \overline{I_{L}_{AVG}} + \frac{1}{2}\Delta I_L$$

$$I_{L}_{AVG} = (V_{CC} + V_{OUT}) \times \overline{I_{LED}} / (\eta \times V_{CC})$$

$$\Delta I_L = \frac{V_{CC}}{L} \times \frac{1}{f_{OSC}} \times \frac{V_{OUT}}{V_{CC} + V_{OUT}}$$

Boost

$$\begin{split} I_{L\_MAX} &= I_{L\_AVG} + 1/2 \Delta I_L \\ I_{L\_AVG} &= V_{OUT} \times I_{LED} / (\eta \times V_{CC}) \\ \Delta I_L &= \frac{V_{CC}}{L} \times \frac{V_{OUT} - V_{CC}}{V_{OUT}} \times \frac{1}{f_{OSC}} \end{split}$$

Buck

 $I_{L_MAX} = I_{L_AVG} + 1/2\Delta I_L$  $I_{L_AVG} = I_{LED}$  $\Delta I_L = \frac{V_{OUT}}{L} \times \frac{V_{CC} - V_{OUT}}{V_{OUT}} \times \frac{1}{f_{OSC}}$ 

- The worst case scenario for VCC is when it is at the minimum, and thus the minimum value should be applied in the equation.
- The L value of 6.8µH to 33µH is recommended. The current-mode type of DC/DC conversion is adopted for BD8381AEFV-M, which is optimized with the use of the recommended L value in the design stage. This recommendation is based upon the efficiency as well as the stability. The L values outside this recommended range may cause irregular switching waveform and hence deteriorate stable operation.
- $\eta$  (Efficiency) is approximately 80% in Buck-Boost application and approximately 90% in Buck / Boost application.

### (6) The setting of over-current protection

Choose  $R_{CS}$  µsing the formula  $V_{OCP\_MIN}(=0.52V)/R_{CS} > I_{L\_MAX}$ . When investigating the margin, please note that the L value may vary by approximately ±30%. And  $I_{OCP\_MAX} = V_{OCP\_MAX}(0.68V) \div R_{CS}$ .

 $\label{eq:VF} \begin{array}{l} V_{F} \mbox{ of } LED: V_{F} \\ V_{F} \mbox{ distribution}: \Delta V_{F} \\ Series \mbox{ of } LED: N \\ DC/DC \mbox{ feedback } Ref \mbox{ voltage } 0.2V \mbox{ (Typ)}: V_{REF} \\ ON \mbox{ Resistance } of \mbox{ PWM dimming}: R_{PWMON} \\ LED \mbox{ current}: I_{LED} \\ PWM \mbox{ dimming ratio}: DON \\ Resistance \mbox{ of } LED \mbox{ current setting}: R_{SET} \\ Coil \mbox{ max current}: I_{L_MAX} \\ Coil \mbox{ average current}: I_{L_AVG} \\ Ripple \mbox{ current}: \Delta I_{L} \\ Power \mbox{ supply voltage}: V_{CC} \\ Output \mbox{ voltage}: V_{OUT} \\ Efficiency: \eta \\ DC/DCFrequency: f_{OSC} \end{array}$ 

#### (7) The selection of the L

In order to achieve stable operation of the current-mode DC/DC converter, we recommend selecting the L value in the ranges indicated below:



$$0.05 [V / \mu s] < \frac{V_{OUT} \times R_{CS}}{L} < 0.3 [V / \mu s]$$

Boost

$$0.05 [V / \mu s] < \frac{(V_{OUT} - V_{CC}) \times R_{CS}}{L} < 0.3 \quad [V / \mu s]$$

Stability will be greatly increased by reducing the calculated value but there is also a possibility that the response will be lowered.

#### (8) The setting of OVP voltage

It is recommended that OVP terminal voltage is set from 1.2V to 1.4V. When  $V_{OVP}$ <1.2V, it is necessary that the external components are in high voltage ratings. When  $V_{OVP}$ >1.4V, there is a possibility that LED open protection may malfunction and by determining  $R_{OVP1}$  and  $R_{OVP2}$ ,  $V_{OUT\_MAX}$  can be calculated using the following formula.

$$V_{OUT\_OVPMAX} = \frac{R_{OVP1} [k\Omega] + R_{OVP2} [k\Omega]}{R_{OVP2} [k\Omega]} \times V_{OVP}$$

Output voltage at OVP detection :  $V_{OUT_OVPMAX}$ OVP resistance :  $R_{OVP1}$ ,  $R_{OVP2}$ OVP detection voltage 2.1V (MAX) :  $V_{OVP}$ 





Figure 37. The circuit of OVP terminal