



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



4.0V(or 4.5V) to 5.5V, 0.8A 1ch Synchronous Buck Converter Integrated FET

BD9102FVM BD9104FVM BD9106FVM

●General Description

ROHM's high efficiency step-down switching regulator (BD9102FVM, BD9104FVM, BD9106FVM) is a power supply designed to produce a low voltage including 1.24 volts from 5 volts power supply line. Offers high efficiency with our original pulse skip control technology and synchronous rectifier. Employs a current mode control system to provide faster transient response to sudden change in load.

●Features

- Offers fast transient response with current mode PWM control system.
- Offers highly efficiency for all load range with synchronous rectifier (Nch/Pch FET) and SLLM™ (Simple Light Load Mode)
- Incorporates soft-start function.
- Incorporates thermal protection and ULVO functions.
- Incorporates short-current protection circuit with time delay function.
- Incorporates shutdown function

●Key Specifications

- Input voltage range
BD9102FVM, BD9106FVM: 4.0V to 5.5V
BD9104FVM: 4.5V to 5.5V
- Output voltage range
BD9102FVM: 1.24V \pm 2%
BD9104FVM: 3.30V \pm 2%
BD9106FVM: 1.20V to 2.50V
- Output current: 0.8A(Max.)
- Switching frequency: 1.0MHz(Typ.)
- Pch FET ON resistance: 350m Ω (Typ.)
- Nch FET ON resistance: 250m Ω (Typ.)
- Standby current: 0 μ A(Max.)
- Operating temperature range: -25°C to +85°C

●Package

MSOP8: 2.90 mm x 4.00 mm x 0.83 mm

●Applications

Power supply for HDD, power supply for portable electronic devices like PDA, and power supply for LSI including CPU and ASIC

●Typical Application Circuit




Fig.1 Typical Application Circuit

●Pin Configuration




Fig.2 BD9102FVM BD9104FVM




Fig.3 BD9106FVM

●Pin Description

Pin No.	Pin name	PIN function
1	Vout/ADJ	Output voltage detect pin/ ADJ for BD9106FVM
2	ITH	GmAmp output pin/Connected phase compensation capacitor
3	EN	Enable pin(Active High)
4	GND	Ground
5	PGND	Nch FET source pin
6	SW	Pch/Nch FET drain output pin
7	PVcc	Pch FET source pin
8	Vcc	VCC power supply input pin

●Ordering Information

B D 9 1 0 x F V M - T R									
Part Number					Package		Packaging and forming specification		
					FVM: MSOP8		TR: Embossed tape and reel		

●Lineup

Input voltage range	Output voltage range	UVLO Threshold voltage (Typ.)	Package		Orderable Part Number
4.0V to 5.5V	1.24V±2%	2.7V	MSOP8	Reel of 3000	BD9102FVM-TR
4.0V to 5.5V	Adjustable(1.0 to 2.5V)	3.4V	MSOP8	Reel of 3000	BD9106FVM-TR
4.5V to 5.5V	3.30V±2%	4.1V	MSOP8	Reel of 3000	BD9104FVM-TR

●Block Diagrams




Fig.4 BD9102FVM BD9104FVM Block diagram




Fig.5 BD9106FVM Block diagram

●Absolute Maximum Ratings(Ta=25°C)

Parameter	Symbol	Limits	Unit
VCC voltage	Vcc	-0.3 to +7 ^{*1}	V
PVCC voltage	PVcc	-0.3 to +7 ^{*1}	V
EN voltage	EN	-0.3 to +7	V
SW, ITH voltage	SW, ITH	-0.3 to +7	V
Power dissipation 1	Pd1	387.5 ^{*2}	mW
Power dissipation 2	Pd2	587.4 ^{*3}	mW
Operating temperature range	Topr	-25 to +85	°C
Storage temperature range	Tstg	-55 to +150	°C
Maximum junction temperature	Tjmax	+150	°C

*1 Pd should not be exceeded.

*2 Derating in done 3.1mW/°C for temperatures above Ta=25°C.

*3 Derating in done 4.7mW/°C for temperatures above Ta=25°C, Mounted on 70mm×70mm×1.6mm Glass Epoxy PCB

●Operating Ratings(Ta=25°C)

Parameter	Symbol	BD9102FVM		BD9104FVM		BD9106FVM		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
VCC voltage	Vcc	4.0	5.5	4.5	5.5	4.0	5.5	V
PVCC voltage	PVcc ^{*4}	4.0	5.5	4.5	5.5	4.0	5.5	V
EN voltage	EN	0	Vcc	0	Vcc	0	Vcc	V
SW average output current	Isw ^{*4}	-	0.8	-	0.8	-	0.8	A

*4 Pd should not be exceeded.

●Electrical Characteristics

◎BD9102FVM(Ta=25°C, VCC=5V, EN=VCC unless otherwise specified.)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
Standby current	ISTB	-	0	10	μA	EN=GND
Bias current	ICC	-	250	400	μA	
EN Low voltage	VENL	-	GND	0.8	V	Standby mode
EN High voltage	VENH	2.0	Vcc	-	V	Active mode
EN input current	IEN	-	1	10	μA	VEN=5V
Oscillation frequency	FOSC	0.8	1	1.2	MHz	
Pch FET ON resistance ^{*5}	RONP	-	0.35	0.60	Ω	PVCC=5V
Nch FET ON resistance ^{*5}	RONN	-	0.25	0.50	Ω	PVCC=5V
Output voltage	VOUT	1.215	1.24	1.265	V	
ITH sink current	ITHSI	10	20	-	μA	VOUT=H
ITH source current	ITHSO	10	20	-	μA	VOUT=L
UVLO threshold voltage	VUVLOTh	2.6	2.7	2.8	V	VCC=H→L
UVLO hysteresis voltage	VUVLOHys	50	100	200	mV	
Soft start time	TSS	0.5	1	2	ms	
Timer latch time	TLATCH	0.5	1	2	ms	

*5 Design Guarantee (Outgoing inspection is not done on all products)

©BD9104FVM(Ta=25°C,V_{CC}=5V,EN=V_{CC} unless otherwise specified.)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
Standby current	ISTB	-	0	10	μA	EN=GND
Bias current	ICC	-	250	400	μA	
EN Low voltage	VENL	-	GND	0.8	V	Standby mode
EN High voltage	VENH	2.0	V _{CC}	-	V	Active mode
EN input current	IEN	-	1	10	μA	V _{EN} =5V
Oscillation frequency	FOSC	0.8	1	1.2	MHz	
Pch FET ON resistance ^{*5}	RONP	-	0.35	0.60	Ω	PV _{CC} =5V
Nch FET ON resistance ^{*5}	RONN	-	0.25	0.50	Ω	PV _{CC} =5V
Output voltage	VOUT	3.234	3.300	3.366	V	
ITH sink current	ITHSI	10	20	-	μA	VOUT=H
ITH source current	ITHSO	10	20	-	μA	VOUT=L
UVLO threshold voltage	VUVLOTh	3.9	4.1	4.3	V	V _{CC} =H→L
UVLO hysteresis voltage	VUVLOHys	50	100	200	mV	
Soft start time	TSS	0.5	1	2	ms	
Timer latch time	TLATCH	0.5	1	2	ms	

^{*5} Design Guarantee (Outgoing inspection is not done on all products)©BD9106FVM(Ta=25°C,V_{CC}=5V,EN=V_{CC},R₁=20kΩ,R₂=10kΩunless otherwise specified.)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
Standby current	ISTB	-	0	10	μA	EN=GND
Bias current	ICC	-	250	400	μA	
EN Low voltage	VENL	-	GND	0.8	V	Standby mode
EN High voltage	VENH	2.0	V _{CC}	-	V	Active mode
EN input current	IEN	-	1	10	μA	V _{EN} =5V
Oscillation frequency	FOSC	0.8	1	1.2	MHz	
Pch FET ON resistance ^{*5}	RONP	-	0.35	0.60	Ω	PV _{CC} =5V
Nch FET ON resistance ^{*5}	RONN	-	0.25	0.50	Ω	PV _{CC} =5V
ADJ reference voltage	VADJ	0.780	0.800	0.820	V	
Output voltage	VOUT	-	1.200	-	V	
ITH sink current	ITHSI	10	20	-	MA	ADJ=H
ITH source current	ITHSO	10	20	-	MA	ADJ=L
UVLO threshold voltage	VUVLOTh	3.2	3.4	3.6	V	V _{CC} =H→L
UVLO hysteresis voltage	VUVLOHys	50	100	200	MV	
Soft start time	TSS	1.5	3	6	Ms	
Timer latch time	TLATCH	0.5	1	2	Ms	

^{*5} Design Guarantee (Outgoing inspection is not done on all products)

● Typical Performance Curves

■ Vcc-Vout




Fig.6 Vcc-Vout




Fig.7 Vcc-Vout




Fig.8 Vcc-Vout

■VEN-Vout




Fig.9 Ven-Vout




Fig.10 Ven-Vout







Fig.11 Ven-Vout

■ I_{OUT}-V_{OUT}Fig.12 I_{OUT}-V_{OUT}Fig.13 I_{OUT}-V_{OUT}Fig.14 I_{OUT}-V_{OUT}

■ Soft start




Fig.15 Soft start waveform




Fig.16 Soft start waveform







Fig.17 Soft start waveform

■ SW waveform $I_o=10\text{mA}$ Fig.18 SW waveform
 $I_o=10\text{mA}$ (SLLMTM control)Fig.19 SW waveform
 $I_o=10\text{mA}$ (SLLMTM control)Fig.20 SW waveform
 $I_o=10\text{mA}$ (SLLMTM control)


■SW waveform $I_o=200\text{mA}$ 

Fig.21 SW waveform
 $I_o=200\text{mA}$ (PWM control)




Fig.22 SW waveform
 $I_o=200\text{mA}$ (PWM control)










Fig.23 SW waveform
 $I_o=200\text{mA}$ (PWM control $V_{OUT}=1.8\text{V}$)

■ Transient response $I_o=100\text{mA} \rightarrow 600\text{mA}$ Fig.24 Transient response
 $I_o=100 \rightarrow 600\text{mA}(10\mu\text{s})$ Fig.25 Transient response
 $I_o=100 \rightarrow 600\text{mA}(10\mu\text{s})$ Fig.26 Transient response
 $I_o=100 \rightarrow 600\text{mA}(10\mu\text{s})$
(VOUT=1.8V)

■ Transient response $I_o=600\text{mA} \rightarrow 100\text{mA}$ Fig.27 Transient response
 $I_o=600 \rightarrow 100\text{mA}(10\mu\text{s})$ Fig.28 Transient response
 $I_o=600 \rightarrow 100\text{mA}(10\mu\text{s})$ Fig.29 Transient response
 $I_o=600 \rightarrow 100\text{mA}(10\mu\text{s})$
(Vout=1.8V)

■ Ta-Vout




Fig.30 Ta-Vout




Fig.31 Taa-Vout




Fig.32 Ta-Vout

■ Efficiency




Fig.33 Efficiency
(VCC=EN=5V, VOUT=1.24V)




Fig.34 Efficiency
(VCC=EN=5V, VOUT=3.3V)










Fig.35 Efficiency
(VCC=EN=5V, VOUT=1.8V)

Reference characteristics

Fig.36 T_a - F_{osc} Fig.37 T_a - R_{ONN} Fig.38 T_a - R_{ONP} Fig.39 T_a - V_{EN}

Fig.40 T_a - I_{cc} Fig.41 V_{cc} - F_{osc}

●Application Information

Operation

BD9102FVM, BD9104FVM, BD9106FVM are the synchronous rectifying step-down switching regulator that achieves faster transient response by employing current mode PWM control system. It utilizes switching operation in PWM (Pulse Width Modulation) mode for heavier load, while it utilizes SLLM™ (Simple Light Load Mode) operation for lighter load to improve efficiency.

○Synchronous rectifier

It does not require the power to be dissipated by a rectifier externally connected to a conventional DC/DC converter IC, and its P.N junction shoot-through protection circuit limits the shoot-through current during operation, by which the power dissipation of the set is reduced.

○Current mode PWM control

Synthesizes a PWM control signal with a inductor current feedback loop added to the voltage feedback.

• PWM (Pulse Width Modulation) control

The oscillation frequency for PWM is 1 MHz. SET signal from OSC turns ON a P-channel MOS FET (while a N-channel MOS FET is turned OFF), and an inductor current I_L increases. The current comparator (Current Comp) receives two signals, a current feedback control signal (SENSE: Voltage converted from I_L) and a voltage feedback control signal (FB), and issues a RESET signal if both input signals are identical to each other, and turns OFF the P-channel MOS FET (while a N-channel MOS FET is turned ON) for the rest of the fixed period. The PWM control repeat this operation.

• SLLM™ (Simple Light Load Mode) control

When the control mode is shifted from PWM for heavier load to the one for lighter load or vise versa, the switching pulse is designed to turn OFF with the device held operated in normal PWM control loop, which allows linear operation without voltage drop or deterioration in transient response during the mode switching from light load to heavy load or vise versa.

Although the PWM control loop continues to operate with a SET signal from OSC and a RESET signal from Current Comp, it is so designed that the RESET signal is held issued if shifted to the light load mode, with which the switching is tuned OFF and the switching pulses are thinned out under control. Activating the switching intermittently reduces the switching dissipation and improves the efficiency.




Fig.42 Diagram of current mode PWM control




Fig.43 PWM switching timing chart




Fig.44 SLLM™ switching timing chart

Description of Operations

- Soft-start function
EN terminal shifted to "High" activates a soft-starter to gradually establish the output voltage with the current limited during startup, by which it is possible to prevent an overshoot of output voltage and an inrush current.
- Shutdown function
With EN terminal shifted to "Low", the device turns to Standby Mode, and all the function blocks including reference voltage circuit, internal oscillator and drivers are turned to OFF. Circuit current during standby is 0 μ F (Typ.).
- UVLO function
Detects whether the input voltage sufficient to secure the output voltage of this IC is supplied. And the hysteresis width of 100 mV (Typ.) is provided to prevent output chattering.
- BD9102FVM BD9104FVM
Tss=1msec(typ.)
- BD9106FVM
Tss=3msec(typ.)




Fig.45 Soft start, Shutdown, UVLO timing chart

- Short-current protection circuit with time delay function
Turns OFF the output to protect the IC from breakdown when the incorporated current limiter is activated continuously for at least 1 ms. The output thus held tuned OFF may be recovered by restarting EN or by re-unlocking UVLO.





Fig.46 Short-current protection circuit with time delay timing chart


Information on Advantages

Advantage 1 : Offers fast transient response with current mode control system.

Conventional product (VOUT of which is 3.3 volts)



BD9104FVM (Load response $I_o=100\text{mA} \rightarrow 600\text{mA}$)



Voltage drop due to sudden change in load was reduced by 50%.

Fig.47 Comparison of transient response

Advantage 2 : Offers high efficiency for all load range.

• For lighter load:

Utilizes the current mode control mode called SLLM for lighter load, which reduces various dissipation such as switching dissipation (Psw), gate charge/discharge dissipation, ESR dissipation of output capacitor (PESR) and on-resistance dissipation (PRON) that may otherwise cause degradation in efficiency for lighter load.

Achieves efficiency improvement for lighter load.

• For heavier load:

Utilizes the synchronous rectifying mode and the low on-resistance MOS FETs incorporated as power transistor.

{ ON resistance of P-channel MOS FET: 0.35 Ω (Typ.)
 { ON resistance of N-channel MOS FET: 0.25 Ω (Typ.)

Achieves efficiency improvement for heavier load.

Offers high efficiency for all load range with the improvements mentioned above.




Fig.48 Efficiency

Advantage 3 : • Supplied in smaller package like MOSP8 due to small-sized power MOS FET incorporated.

• Allows reduction in size of application products

{ • Output capacitor Co required for current mode control: 10 μF ceramic capacitor
 { • Inductance L required for the operating frequency of 1 MHz: 4.7 μH inductor

Reduces a mounting area required.





Fig.49 Example application

Switching Regulator Efficiency

Efficiency η may be expressed by the equation shown below:

$$\eta = \frac{V_{OUT} \times I_{OUT}}{V_{IN} \times I_{IN}} \times 100[\%] = \frac{P_{OUT}}{P_{IN}} \times 100[\%] = \frac{P_{OUT}}{P_{OUT} + P_{D\alpha}} \times 100[\%]$$

Efficiency may be improved by reducing the switching regulator power dissipation factors $P_{D\alpha}$ as follows:

Dissipation factors:

- 1) ON resistance dissipation of inductor and FET : $PD(I^2R)$
- 2) Gate charge/discharge dissipation : $PD(\text{Gate})$
- 3) Switching dissipation : $PD(\text{SW})$
- 4) ESR dissipation of capacitor : $PD(\text{ESR})$
- 5) Operating current dissipation of IC : $PD(\text{IC})$

1) $PD(I^2R) = I_{OUT}^2 \times (R_{COIL} + R_{ON})$ ($R_{COIL}[\Omega]$: DC resistance of inductor, $R_{ON}[\Omega]$: ON resistance of FET
 $I_{OUT}[A]$: Output current.)

2) $PD(\text{Gate}) = C_{GS} \times f \times V$ ($C_{GS}[F]$: Gate capacitance of FET, $f[H]$: Switching frequency, $V[V]$: Gate driving voltage of FET)

3) $PD(\text{SW}) = \frac{V_{IN}^2 \times C_{RSS} \times I_{OUT} \times f}{I_{DRIVE}}$ ($C_{RSS}[F]$: Reverse transfer capacitance of FET, $I_{DRIVE}[A]$: Peak current of gate.)

4) $PD(\text{ESR}) = I_{RMS}^2 \times ESR$ ($I_{RMS}[A]$: Ripple current of capacitor, $ESR[\Omega]$: Equivalent series resistance.)

5) $PD(\text{IC}) = V_{IN} \times I_{CC}$ ($I_{CC}[A]$: Circuit current.)

Consideration on Permissible Dissipation and Heat Generation

As this IC functions with high efficiency without significant heat generation in most applications, no special consideration is needed on permissible dissipation or heat generation. In case of extreme conditions, however, including lower input voltage, higher output voltage, heavier load, and/or higher temperature, the permissible dissipation and/or heat generation must be carefully considered.

For dissipation, only conduction losses due to DC resistance of inductor and ON resistance of FET are considered. Because the conduction losses are considered to play the leading role among other dissipation mentioned above including gate charge/discharge dissipation and switching dissipation.

$$P = I_{OUT}^2 \times (R_{COIL} + R_{ON})$$

$$R_{ON} = D \times R_{ONP} + (1 - D) \times R_{ONN}$$

D : ON duty (= V_{OUT}/V_{CC})

R_{COIL} : DC resistance of coil

R_{ONP} : ON resistance of P-channel MOS FET

R_{ONN} : ON resistance of N-channel MOS FET

I_{OUT} : Output current

If $V_{CC}=5V$, $V_{OUT}=3.3V$, $R_{COIL}=0.15\Omega$, $R_{ONP}=0.35\Omega$, $R_{ONN}=0.25\Omega$

$I_{OUT}=0.8A$, for example,

$$D = V_{OUT}/V_{CC} = 3.3/5 = 0.66$$

$$R_{ON} = 0.66 \times 0.35 + (1 - 0.66) \times 0.25$$

$$= 0.231 + 0.085$$

$$= 0.316[\Omega]$$

$$P = 0.8^2 \times (0.15 + 0.316)$$

$$\approx 298[mW]$$




Fig.50 Thermal derating curves

As R_{ONP} is greater than R_{ONN} in this IC, the dissipation increases as the ON duty becomes greater. With the consideration on the dissipation as above, thermal design must be carried out with sufficient margin allowed.

Selection of Components Externally Connected

1. Selection of inductor (L)




Fig.51 Output ripple current

The inductance significantly depends on output ripple current. As seen in the equation (1), the ripple current decreases as the inductor and/or switching frequency increases.

$$\Delta I_L = \frac{(V_{CC} - V_{OUT}) \times V_{OUT}}{L \times V_{CC} \times f} \text{ [A]} \quad \dots (1)$$

Appropriate ripple current at output should be 30% more or less of the maximum output current.

$$\Delta I_L = 0.3 \times I_{OUTmax} \text{ [A]} \quad \dots (2)$$

$$L = \frac{(V_{CC} - V_{OUT}) \times V_{OUT}}{\Delta I_L \times V_{CC} \times f} \text{ [H]} \quad \dots (3)$$

(ΔI_L : Output ripple current, and f : Switching frequency)

* Current exceeding the current rating of the inductor results in magnetic saturation of the inductor, which decreases efficiency. The inductor must be selected allowing sufficient margin with which the peak current may not exceed its current rating.

If $V_{CC}=5V$, $V_{OUT}=3.3V$, $f=1MHz$, $\Delta I_L=0.3 \times 0.8A=0.24A$, for example,

$$L = \frac{(5-3.3) \times 3.3}{0.24 \times 5 \times 1M} = 4.675\mu \rightarrow 4.7[\mu H]$$

*Select the inductor of low resistance component (such as DCR and ACR) to minimize dissipation in the inductor for better efficiency.

2. Selection of output capacitor (Co)




Fig.52 Output capacitor

Output capacitor should be selected with the consideration on the stability region and the equivalent series resistance required to smooth ripple voltage. Output ripple voltage is determined by the equation (4) :

$$\Delta V_{OUT} = \Delta I_L \times ESR \text{ [V]} \quad \dots (4)$$

(ΔI_L : Output ripple current, ESR: Equivalent series resistance of output capacitor)

*Rating of the capacitor should be determined allowing sufficient margin against output voltage. Less ESR allows reduction in output ripple voltage.

As the output rise time must be designed to fall within the soft-start time, the capacitance of output capacitor should be determined with consideration on the requirements of equation (5):

$$C_o \leq \frac{T_{SS} \times (I_{limit} - I_{OUT})}{V_{OUT}} \quad \dots (5) \quad \left[\begin{array}{l} T_{SS}: \text{Soft-start time} \\ I_{limit}: \text{Over current detection level, 2A(Typ)} \end{array} \right]$$

In case of BD9104FVM, for instance, and if $V_{OUT}=3.3V$, $I_{OUT}=0.8A$, and $T_{SS}=1ms$,

$$C_o \leq \frac{1m \times (2-0.8)}{3.3} \approx 364 [\mu F]$$

Inappropriate capacitance may cause problem in startup. A 10 μF to 100 μF ceramic capacitor is recommended.

3. Selection of input capacitor (Cin)




Fig.53 Input capacitor

Input capacitor to select must be a low ESR capacitor of the capacitance sufficient to cope with high ripple current to prevent high transient voltage. The ripple current I_{RMS} is given by the equation (6):

$$I_{RMS} = I_{OUT} \times \frac{\sqrt{V_{CC}(V_{CC} - V_{OUT})}}{V_{CC}} \text{ [A]} \quad \dots (6)$$

< Worst case > $I_{RMS(max)}$

When V_{CC} is twice the V_{out} , $\frac{I_{OUT}}{2}$

If $V_{CC}=5V$, $V_{OUT}=3.3V$, and $I_{OUTmax}=0.8A$,

$$I_{RMS} = 0.8 \times \frac{\sqrt{5(5-3.3)}}{5} = 0.46[A_{RMS}]$$

A low ESR 10 μF /10V ceramic capacitor is recommended to reduce ESR dissipation of input capacitor for better efficiency.

4. Determination of RITH, CITH that works as a phase compensator

As the Current Mode Control is designed to limit a inductor current, a pole (phase lag) appears in the low frequency area due to a CR filter consisting of a output capacitor and a load resistance, while a zero (phase lead) appears in the high frequency area due to the output capacitor and its ESR. So, the phases are easily compensated by adding a zero to the power amplifier output with C and R as described below to cancel a pole at the power amplifier.




Fig.54 Open loop gain characteristics

$$f_p = \frac{1}{2\pi \times R_o \times C_o}$$

$$f_z(\text{ESR}) = \frac{1}{2\pi \times \text{ESR} \times C_o}$$

Pole at power amplifier

When the output current decreases, the load resistance R_o increases and the pole frequency lowers.

$$f_p(\text{Min.}) = \frac{1}{2\pi \times R_{o\text{Max.}} \times C_o} \quad [\text{Hz}] \leftarrow \text{with lighter load}$$

$$f_p(\text{Max.}) = \frac{1}{2\pi \times R_{o\text{Min.}} \times C_o} \quad [\text{Hz}] \leftarrow \text{with heavier load}$$

Zero at power amplifier

Increasing capacitance of the output capacitor lowers the pole frequency while the zero frequency does not change. (This is because when the capacitance is doubled, the capacitor ESR reduces to half.)

$$f_z(\text{Amp.}) = \frac{1}{2\pi \times R_{\text{ITH}} \times C_{\text{ITH}}}$$




Fig.55 Error amp phase compensation characteristics




Fig.56 Typical application

Stable feedback loop may be achieved by canceling the pole $f_p(\text{Min.})$ produced by the output capacitor and the load resistance with CR zero correction by the error amplifier.

$$f_z(\text{Amp.}) = f_p(\text{Min.})$$

$$\longrightarrow \frac{1}{2\pi \times R_{\text{ITH}} \times C_{\text{ITH}}} = \frac{1}{2\pi \times R_{o\text{Max.}} \times C_o}$$

5. Determination of output voltage (for BD9106FVM only)

The output voltage V_{OUT} is determined by the equation (7):

$$V_{\text{OUT}} = (R_2/R_1 + 1) \times V_{\text{ADJ}} \quad \dots (7)$$

V_{ADJ} : Voltage at ADJ terminal (0.8V Typ.)

With R_1 and R_2 adjusted, the output voltage may be determined as required. (Adjustable output voltage range : 1.0V to 2.5V)

Use 1 k Ω to 100 k Ω resistor for R_1 . If a resistor of the resistance higher than 100 k Ω is used, check the assembled set carefully for ripple voltage etc.




Fig.57 Determination of output voltage

BD9102FVM, BD9104FVM, BD9106FVM Cautions on PC Board Layout




Fig.58 Layout diagram

- ① For the sections drawn with heavy line, use thick conductor pattern as short as possible.
- ② Lay out the input ceramic capacitor C_{IN} closer to the pins PVCC and PGND, and the output capacitor C_o closer to the pin PGND.
- ③ Lay out CITH and RITH between the pins ITH and GND as neat as possible with least necessary wiring.

Table1. Recommended parts list of application [BD9102FVM]

symbol	part	value	manufacturer	Series
L	Inductor	4.7 μ H	Sumida	CMD6D11B
C_{IN}	Ceramic capacitor	10 μ F	Kyocera	CM316X5R106M10A
C_o	Ceramic capacitor	10 μ F	Kyocera	CM316X5R106M10A
C_{ITH}	Ceramic capacitor	330pF	murata	GRM18series
R_{ITH}	Resistor	30k Ω	ROHM	MCR10 3002

Table2. Recommended parts list of application [BD9104FVM]

symbol	part	value	manufacturer	Series
L	Inductor	4.7 μ H	Sumida	CMD6D11B
C_{IN}	Ceramic capacitor	10 μ F	Kyocera	CM316X5R106M10A
C_o	Ceramic capacitor	10 μ F	Kyocera	CM316X5R106M10A
C_{ITH}	Ceramic capacitor	330pF	murata	GRM18series
R_{ITH}	Resistor	51k Ω	ROHM	MCR10 5102

Table3. Recommended parts list of application [BD9106FVM]

symbol	part	value	manufacturer	series
L	Inductor	4.7 μ H	Sumida	CMD6D11B
C_{IN}	Ceramic capacitor	10 μ F	Kyocera	CM316X5R106M10A
C_o	Ceramic capacitor	10 μ F	Kyocera	CM316X5R106M10A
C_{ITH}	Ceramic capacitor	750pF	murata	GRM18series

Table4. BD9106FVM R_{ITH} recommended value

Vout[V]	R_{ITH}
1.0	18k Ω
1.2	22k Ω
1.5	22k Ω
1.8	27k Ω
2.5	36k Ω

*BD9106FVM: As the resistance recommended for R_{ITH} depends on the output voltage, check the output voltage for determination of resistance.

I/O Equivalence Circuit




Fig.59 I/O equivalence circuit