## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

# Power Supply for system With built-in for system Communication functions BD9401FM/BD9403FV 

## - Description

The BD9401FM/BD9403FV can be combined with the BD9400BFP to create application-specific, system power supplies. The BD9401FM features 3 built-in channels: a 1 A LDO channel, a switching regulator controller channel, and a 500 mA high-side switch channel. The BD9403FV features one built-in switching regulator controller channel. The combination of a switching regulator with an LDO enables the IC to deliver reduced voltage consumption.

## - Features

1. The IC can be combined with the BD9400BFP, providing design flexibility.
2. Broad input voltage range: 7 V to 36 V
3. Built-in 1 A variable LDO (BD9401FM)
4. Output voltage accuracy of $\pm 2 \%$ (BD9401FM LDO)
5. Built-in 500 mA high-side switch (BD9401FM)
6. Built-in open collector type PWM controller channel for design flexibility
7. Maximum frequency: 500 kHz
8. Built-in short protection circuit (SCP)
9. Built-in thermal shutdown circuit
10. HSOP-M28/SSOP-B14 package

## - Applications

Car audio, satellite navigation systems, etc.

- Absolute maximum ratings $\left(\mathrm{Ta}=25^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Limit | Unit |
| :--- | :---: | :---: | :---: |
| Power supply voltage 1 | VCC | $36^{* 1}$ | V |
| Power supply voltage 2 | VLDOVcc | $12^{* 1}$ | V |
| Power supply voltage 3 | VREG, VREF | 7 | V |
| PWM output current | IoMAX | 100 | mA |
| Power dissipation 1 (HSOPM28) | $\mathrm{P}_{\text {o1 }}$ | $1.8^{* 2}$ | W |
| Power dissipation 2 (HSOPM28) | $\mathrm{P}_{02}$ | $2.2^{* 3}$ | W |
| Power dissipation 3 (SSOPB14) | $\mathrm{P}_{03}$ | $0.35^{* 4}$ | W |
| Power dissipation 4 (SSOPB14) | $\mathrm{P}_{04}$ | $0.4^{* 5}$ | W |
| Operating temperature range | $\mathrm{T}_{\text {OPR }}$ | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature range | $\mathrm{T}_{\text {STG }}$ | +150 | ${ }^{\circ} \mathrm{C}$ |
| Maximum junction temperature | $\mathrm{T}_{\text {JMAX }}$ | +150 | ${ }^{\circ} \mathrm{C}$ |

*1 Not to exceed Pd.
*2 Reduced by $14.4 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ over $25^{\circ} \mathrm{C}$ during IC without heat sink operation.
*3 Reduced by $17.6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ over $25^{\circ} \mathrm{C}$, when mounted on a glass epoxy board ( $70 \mathrm{~mm} \times 70 \mathrm{~mm} \times 1.6 \mathrm{~mm}$ ).
*4 Reduced by $2.8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ over $25^{\circ} \mathrm{C}$ during IC without heat sink operation.
*5 Reduced by $3.2 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ over $25^{\circ} \mathrm{C}$, when mounted on a glass epoxy board ( $70 \mathrm{~mm} \times 70 \mathrm{~mm} \times 1.6 \mathrm{~mm}$ ).
-Recommended operating ranges $\left(\mathrm{Ta}=25^{\circ} \mathrm{C}\right)$ (Not to exceed Pd .)

| Parameter | Symbol | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Power supply voltage 1 | VCC | 8 | 26 | V |
| Power supply voltage 2 | VLDOVcc | 3 | 11 | V |
| Oscillating frequency | FOSC | 30 | 500 | KHz |

- Electrical characteristics 1:BD9401FM (Unless otherwise specified, $\mathrm{Ta}=25^{\circ} \mathrm{C}$; Vcc $=13.5 \mathrm{~V}$; VREF $=3.0 \mathrm{~V}$; VREG $=5.0 \mathrm{~V}$ )

| Parameter | Symbol | Limit |  |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |  |
| [Total supply current] |  |  |  |  |  |  |
| Total supply current VCC | Icc | - | 200 | 400 | $\mu \mathrm{A}$ | PWMCTL $=$ HSDCTL $=2 \mathrm{~V}$, $1 \mathrm{lo}=0 \mathrm{~mA}$ |
| Total supply current VREG | IVReg | - | 0.68 | - | mA | VREG $=5.0 \mathrm{~V}$ |
| Total supply current VREF | $\mathrm{I}_{\text {VREF }}$ | - | 0.96 | - | mA | VREF $=3.0 \mathrm{~V}$ |
| Total supply current during standby operation | $I_{\text {Stby }}$ | - | 1 | 10 | $\mu \mathrm{A}$ | VREF $=$ VREG $=$ PWMCTL $=\mathrm{HSDCTL}=0 \mathrm{~V}$ |
| [Variable LDO regulator: 1 A ] |  |  |  |  |  |  |
| Output voltage |  | - | 3.3 | - | V | $\mathrm{lo}=10 \mathrm{~mA}$ |
| NF voltage | $\mathrm{V}_{\mathrm{NF}}$ | 1.225 | 1.250 | 1.275 | V |  |
| Output maximum current | IPEAK | 1.0 | - | - | A |  |
| Line regulation | $\Delta \mathrm{VOLI}$ | - | 10 | 20 | mV | VLDOVcc $=5 \mathrm{~V}$ to 11 V |
| Load regulation | $\Delta$ Volo | - | 50 | 100 | mV | $\mathrm{lo}=0 \mathrm{~mA}$ to 800 mA |
| Minimum I/O voltage difference | $\Delta$ Voldo | - | 0.5 | 1.0 | V | $\mathrm{lo}=800 \mathrm{~mA}$ |
| Ripple rejection | R.R. | 50 | 60 | - | dB | $\mathrm{lo}=10 \mathrm{~mA}, \mathrm{~V} \mathrm{IN}=0.1 \mathrm{Vp} . \mathrm{p}$ |
| [High-side switch: 500 mA ] |  |  |  |  |  |  |
| Dropout voltage | VDH | - | 0.5 | 1.0 | V | $\mathrm{lo}=500 \mathrm{~mA}$ |
| Output maximum current | IPEAKH | 0.5 | - | - | A |  |
| [High-side switch control pin] |  |  |  |  |  |  |
| Off voltage input range | Vhsdoff | 0 | - | 1.0 | V |  |
| On voltage input range | VhSDON | 2.0 | - | VREF | V |  |
| [Error amp] |  |  |  |  |  |  |
| INV pin threshold voltage | V1 ${ }_{\text {NV }}$ | 1.225 | 1.250 | 1.275 | V | $\mathrm{VFB}=3.0 \mathrm{~V}$ |
| INV pin input current | $\mathrm{I}_{\text {BIAS }}$ | -1 | - | 1 | uA | $\mathrm{VINV}=0 \mathrm{~V}$ |
| DC voltage gain | $\mathrm{A}_{\mathrm{V}}$ | - | 60 | - | dB |  |
| Max. output voltage | $V_{\text {FBM }}$ | 2.0 | 2.4 | 2.8 | V | $\mathrm{VINV}=2.0 \mathrm{~V}$ |
| Min. output voltage | $V_{\text {FbL }}$ | - | - | 0.1 | V | $\mathrm{VINV}=2.0 \mathrm{~V}$ |
| Output sinking current | $\underline{\text { IFBSI }}$ | 1 | 2.5 | 4 | mA | $\mathrm{VFB}^{\prime}=3 \mathrm{~V}, \mathrm{VINV}=0 \mathrm{~V}$ |
| Output source current | Ifrso | 50 | 100 | 200 | uA | $\mathrm{VFB}^{\text {a }}=0 \mathrm{~V}, \mathrm{VINV}=2 \mathrm{~V}$ |
| [PWM comparator] |  |  |  |  |  |  |
| 0\% duty cycle | Vthod | 0.90 | 1.00 | 1.10 | V | FB voltage, $\mathrm{OSCIN}=1.0 \mathrm{~V}$ |
| 100\% duty cycle | VTH100D | 1.80 | 2.00 | 2.20 | V | FB voltage, $\mathrm{OSCIN}=2.0 \mathrm{~V}$ |
| [Short protection circuit (SCP)] |  |  |  |  |  |  |
| INV pin short detection voltage | Vsinv | 0.8 | 0.9 | 1.0 | V | INV voltage |
| Voltage when SCP is off | Vsscp | - | 50 | 100 | mV | SCP voltage |
| Threshold voltage 1 | VT1SCP | 0.85 | 1.05 | 1.2 | V | SCP voltage, SCD, OUT: HIGH |
| Threshold voltage 2 | VT2SCP | 1.80 | 2.00 | 2.2 | V | SCP voltage, PWM: OFF |
| SCP pin source current | ISCP | 1.5 | 2.5 | 4.0 | $\mu \mathrm{A}$ | $\mathrm{VsCP}=0 \mathrm{~V}$ |
| [Undervoltage protection circuit (UVLO)] |  |  |  |  |  |  |
| Threshold voltage | VuvLo | - | 5.70 | - | V | $\mathrm{Vcc}=13.5 \mathrm{~V} \rightarrow 5 \mathrm{~V}$ |
| Hysteresis voltage | VHYS | - | 0.07 | - | V | $\mathrm{Vcc}=5 \mathrm{~V} \rightarrow 13.5 \mathrm{~V} \Delta \mathrm{~V}$ UVLO |

- Electrical Characteristics 2:BD9401FM (Unless otherwise specified, $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{Vcc}=13.5 \mathrm{~V}$, STDY $=3.3 \mathrm{~V}$, VREF $=3.0 \mathrm{~V}$, VREG $=5.0 \mathrm{~V}$ )

| Parameter | Symbol | Limit |  |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |  |
| [PWM driver output block] |  |  |  |  |  |  |
| Output saturation voltage | Vsat | - | 0.8 | 1.4 | V | $\mathrm{Io}=75 \mathrm{~mA}, \mathrm{VFB}=3.0 \mathrm{~V}$ |
| Output current when DWM is off | Vdoff | - | - | 10 | uA | VPWMOUT $=30 \mathrm{~V}$, VPNMCTL $=0 \mathrm{~V}$ |
| [Switching regulator control pin] |  |  |  |  |  |  |
| Off voltage input range | VPNMOFF | 0 | - | 1.0 | V |  |
| On voltage input range | VPWMON | 2.0 | - | VREF | V |  |
| [SCD (short protection detection) signal output pin] |  |  |  |  |  |  |
| SCD low output voltage | VscPL | 0.0 | - | 1.0 | V | $\mathrm{VsCP}=0 \mathrm{~V}$ |
| SCD high output voltage | Vscoh | 2.0 | - | VREF | V | $\mathrm{VsCP}=2 \mathrm{~V}$ |

-Electrical Characteristics 3:BD9403FV (Unless otherwise specified, $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{Vcc}=13.5 \mathrm{~V}, \mathrm{STDY}=3.3 \mathrm{~V}, \mathrm{VREF}=3.0 \mathrm{~V}$, VREG $=5.0 \mathrm{~V}$ )

| Parameter | Symbol | Limit |  |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |  |
| [Total supply current] |  |  |  |  |  |  |
| Total supply current VCC | Icc | - | 200 | 400 | $\mu \mathrm{A}$ | $\mathrm{lo}=10 \mathrm{~mA}$ |
| Total supply current VREG | IVReg | - | 0.68 | - | mA | VREG $=5.0 \mathrm{~V}$ |
| Total supply current VREF | IVREF | - | 0.96 | - | mA | VREF $=3.0 \mathrm{~V}$ |
| Total supply current during standby operation | Istby | - | 1 | 10 | $\mu \mathrm{A}$ | VREF $=$ VREG $=$ PWMCTL $=0 \mathrm{~V}$ |
| [Error amp] |  |  |  |  |  |  |
| INV pin threshold voltage | $\mathrm{V} \mathrm{I}_{\mathrm{NV}}$ | 1.225 | 1.250 | 1.275 | V | $\mathrm{VFB}=3.0 \mathrm{~V}$ |
| INV pin input current | $\mathrm{I}_{\text {BIAS }}$ | -1 | - | 1 | uA | $\mathrm{VINV}=0 \mathrm{~V}$ |
| DC voltage gain | $\mathrm{A}_{V}$ | - | 60 | - | dB |  |
| Maximum output voltage | $V_{\text {FBM }}$ | 2.0 | 2.4 | 2.8 | V | $\mathrm{VINV}=2.0 \mathrm{~V}$ |
| Minimum output voltage | $V_{\text {FBL }}$ | - | - | 0.1 | V | $\mathrm{VINV}=2.0 \mathrm{~V}$ |
| Output sinking current | $\underline{\text { IFBSI }}$ | 1 | 2.5 | 4 | mA | $\mathrm{V}_{\mathrm{FB}}=3 \mathrm{~V}, \mathrm{VINV}=0 \mathrm{~V}$ |
| Output source current | $\underline{\text { IFBSO }}$ | 50 | 100 | 200 | uA | $\mathrm{VFB}^{2}=0 \mathrm{~V}, \mathrm{VINV}=2 \mathrm{~V}$ |
| [PWM comparator] |  |  |  |  |  |  |
| 0\% duty cycle | Vthod | 0.90 | 1.00 | 1.10 | V | FB voltage, $\mathrm{OSCIN}=1.0 \mathrm{~V}$ |
| 100\% duty cycle | VTH100D | 1.80 | 2.00 | 2.20 | V | FB voltage, $\mathrm{OSCIN}=2.0 \mathrm{~V}$ |
| [Short protection circuit (SCP)] |  |  |  |  |  |  |
| INV pin short detection voltage | Vsinv | 0.8 | 0.9 | 1.0 | V | INV voltage |
| Voltage when SCP is off | Vsscp | - | 50 | 100 | mV | SCP voltage |
| Threshold voltage 1 | VT1SCP | 0.85 | 1.05 | 1.2 | V | SCP voltage, SCD, OUT: HIGH |
| Threshold voltage 2 | VT2SCP | 1.80 | 2.00 | 2.2 | V | SCP voltage, PWM OFF |
| SCP pin source current | Iscp | 1.5 | 2.5 | 4.0 | $\mu \mathrm{A}$ | V SCP $=0 \mathrm{~V}$ |
| [Undervoltage protection circuit (UVLO)] |  |  |  |  |  |  |
| Threshold voltage | VuvLo | - | 5.70 | - | V | $\mathrm{Vcc}=13.5 \mathrm{~V} \rightarrow 5 \mathrm{~V}$ |
| Hysteresis voltage | Vhys | - | 0.07 | - | V | $\mathrm{Vcc}=5 \mathrm{~V} \rightarrow 13.5 \mathrm{~V} \Delta \mathrm{VdVLO}$ |
| [PWM driver output block] |  |  |  |  |  |  |
| Output saturation voltage | VSAT | - | 1.0 | 2.0 | V | $\mathrm{lo}=75 \mathrm{~mA}$ |
| Output current when DWM is off | Voff | - | - | 20 | uA | VPWMOUT $=30 \mathrm{~V}, \mathrm{VPWMCTL}=0 \mathrm{~V}$ |
| [Switching regulator control pin] |  |  |  |  |  |  |
| Off voltage input range | VPWMOFF | 0 | - | 1.0 | V |  |
| On voltage input range | VPWMON | 2.0 | - | VREF | V |  |
| [CD (short protection detection) signal output pin] |  |  |  |  |  |  |
| SCD low output voltage | Vscdl | 0.0 | - | 1.0 | V | $\mathrm{VSCP}=0 \mathrm{~V}$ |
| SCD high output voltage | VscDi | 2.0 | - | VREF | V | $\mathrm{VsCP}=2 \mathrm{~V}$ |

-Reference Data (Unless otherwise specified, $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{Vcc}=13.5 \mathrm{~V}$, VLDoVcc $=5 \mathrm{~V}$, Vref $=3.0 \mathrm{~V}$, Vreg $=5.0 \mathrm{~V}$ )


Fig. 1 VCC Total Supply Current (BD9401FM)


Fig. 4 VREG Total Supply Current (BD9401FM)


Fig. 7 VREF Total Supply Current (BD9403FV)


Fig. 10 LDO Input Stability (2) (When Vout setting $=3.3 \mathrm{~V}$; $10=200 \mathrm{~mA}$ )


Fig. 2 VLDOVcc Total Supply Current (BD9401FM)


Fig. 5 Total Supply Current When CTL Is Off (BD9401FM)


Fig. 8 VREG Total Supply Current (BD9403FV)


Fig. 11 LDO Load Stability (When Vout setting $=3.3 \mathrm{~V}$ )


Fig. 3 VREF Total Supply Current (BD9401FM)


Fig. 6 VCC Total Supply Current (BD9403FV)


Fig. 9 LDO Input Stability (1) ( $\mathrm{lo}=0 \mathrm{~mA}$ )


Fig. 12 LDO I/O Voltage Differential


Fig. 13 LDO Output Voltage vs Temperature


Fig. 16 High-Side Switch I/O (Output Load: $\infty$ )


Fig. 19 ERRAMP Frequency


Fig. 22 Leak When PWM
Output Is Off


Fig. 14 LDO Ripple Rejection


Fig. 17 High-Side Switch I/O (Output Load: $50 \Omega$ )


Fig. 20 Error Amp I/O (VINV vs VFB)


Fig. 23 PWM Output FB vs Duty


Fig. 15 High-Side Switch Output When Off


Fig. 18 High-Side Switch Load Current


Fig. 21 PWM Output Current


Fig. 24 Short Protection Timer


Fig. 25 BD9401FM Block Diagram

- Pin function descriptions (BD9401FM)


Fig. 26 BD9401FM Pin Function Descriptions

## -Pin Descriptions (BD9401FM)

| Pin No. | Pin name |  |
| :---: | :---: | :--- |
| 1 | OSCIN | Triangular waveform input pin |
| 2 | SCDOUT | Output short detection signal output pin (to BD9400BFP) |
| 3 | SCP | Output short detection delay time setting capacitor connection pin |
| 4 | VREF | Reference input VREF (3.0 V) input pin |
| 5 | VREG | Reference input VREF (5.0 V) input pin |
| 6 | VCC | Power supply input pin |
| 7 | GND | Ground pin |
| 8 | HSDVCC | High-side switch power supply input pin |
| 9 | HSDSW | High-side switch output pin |
| 10 | N.C. | NC pin |
| 11 | HSDCTL | High-side switch On/off control pin |
| 12 | N.C. | NC pin |
| 13 | N.C. | NC pin |
| 14 | N.C. | NC pin |
| 15 | LDOOUT | LDO regulator output pin |
| 16 | N.C. | NC pin |
| 17 | N.C. | NC pin |
| 18 | VTGATE | LDO regulator output PMOS gate pin |
| 19 | RICTL | LDO regulator overcurrent protection adjustment resistance connection pin (connect to GND when not using) |
| 20 | NF | LDO regulator output voltage setting resistance connection pin (reset input) |
| 21 | LDOVCC | LDO regulator power supply input pin |
| 22 | N.C. | NC pin |
| 23 | PWMGND | PWM ground |
| 24 | PWMOUT | PWM output pin |
| 25 | DTC | Dead time control pin |
| 26 | FB | Error amp output pin |
| 27 | INV | Error amp inverted input pin |
| 28 | PWMCTL | DC/DC control On/off switching pin |
| FIN | FIN | Heat dissipation fin; connect to ground. |



Fig. 27 BD9403FV Block Diagram
-Pin assignment diagram (BD9403FV)


Fig. 28 BD9403FV Pin Assignment Diagram

- Pin function descriptions (BD9403FV)

| Pin No. | Pin name |  |
| :---: | :---: | :--- |
| 1 | PWMGND | PWM ground |
| 2 | PWMOUT | PMW output pin |
| 3 | DTC | Dead time control pin |
| 4 | FB | Error amp output pin |
| 5 | INV | Error amp inverted input pin |
| 6 | OSCIN | Triangular waveform input pin |
| 7 | SCDOUT | Output short detection signal output pin (to BD9400BFP) |
| 8 | SCP | Output short detection delay time setting capacitor connection pin |
| 9 | VREF | Reference input VREF $(3.0$ V) input pin |
| 10 | VREG | Reference input VREF $(5.0$ V) input pin |
| 11 | PWMCTL | DC/DC control On/off switching pin |
| 12 | VCC | Power supply input pin |
| 13 | N.C | NC pin |
| 14 | GND | Ground pin |



Fig. 29 Application Example

## -Block operation descriptions

## -LDO block

The LDO block consists of an output-stage PMOS 1 A LDO with variable output voltage.
The feedback voltage pin carries 1.25 V at a precision of $\pm 2 \%$. The input LDO voltage range is 3 V to 11 V . This range is independent of Vcc and assumes the connection of DC/DC output.
-High-side switch block
The high-side switch block consists of a high-side switch with a current capacity of 500 mA .
The HSD CTL pin provides on/off control.
The block incorporates a built-in overcurrent protection circuit.

## -Error amp block

The error amp block connects the output feedback voltage to the INV pin. The reference voltage is connected internally to the inverted input pin. The switching duty is controlled with output feedback to control the output voltage. Phase compensation can be performed by connecting a capacitor or resistor between the INV and FB pins.
-PNM comparator
The triangular waveform from the BD9400BFP is input to the OSCIN pin. This triangular waveform and the FB voltage are used to output a switching pulse to create the duty. A capacitor can be connected to the DTC pin to set the Soft-start.

## -PNP driver

The duty output by the PWM comparator drives the output NPN open collector. The PNP base current can be set by connecting a resistor to the PWM output.

## -SCP block

The SCP block detects DC/DC converter output shorts and latches all output off after the set delay time elapses. The circuit is cleared by setting DC/DC CTL from low to high. Detection is performed using the INV pin, and the timer starts when the pin reaches 0.9 V . BD9401FM/BD9403FV short detection consists of 2 mode settings, with the short detection signal being output to SCD-OUT after $1 / 2$ the timer latch delay time. The timer time can be set with the capacitor connected to the SCP pin.

## - UVLO block

The IC incorporates a built-in UVLO (undervoltage lockout) circuit to prevent J output malfunctions, during periods of low Vcc input. When Vcc falls to 5.7 V or lower, this circuit operates and turns off PWM output. When Vcc rises above the 5.7 V hysteresis voltage ( 0.70 mA TYP), output is reset.

- Timing chart (DC/DC controller)

1) At startup


Fig. 30 Timing Chart At Startup Time
2) During short protection


Fig. 31 Timing Chart During Short Protection

## - Selecting application components

| Block name | Setting procedure | Calculation example |  |
| :---: | :---: | :---: | :---: |
| LDO output voltage | $\begin{aligned} \text { VOUT }= & ((\mathrm{R} 1+\mathrm{R} 2) / \mathrm{R} 2) \times \mathrm{VNF} \\ & (\mathrm{VNF}=1.25 \mathrm{~V}) \end{aligned}$ <br> Use a ceramic capacitor with a capacitance of $1 \mu \mathrm{~F}$ or higher for the output capacitor. <br> An electrolytic capacitor may also be used. Use a capacitance value of $1,000 \mu \mathrm{~F}$ or lower. | $\begin{aligned} & \mathrm{VOUT}=1.8 \mathrm{~V} \\ & (\mathrm{R} 1+\mathrm{R} 2) / \mathrm{R} 2=\frac{\text { Vout }}{\mathrm{VNF}}=1.439 \mathrm{~V} \\ & \mathrm{R}_{1}=0.439 \times \mathrm{R} 2 \\ & \mathrm{R}_{2}=20 \mathrm{k} \Omega \\ & \mathrm{R}_{1}=8.70 \mathrm{k} \Omega \end{aligned}$ | vout |
| DC/DC <br> output voltage | $\begin{aligned} \text { VOUT }= & ((\mathrm{R} 1+\mathrm{R} 2) / \mathrm{R} 2) \times \text { VINV } \\ & (\mathrm{VINV}=1.25 \mathrm{~V}) \end{aligned}$ | $\begin{aligned} & \text { Vout }=3.3 \mathrm{~V} \\ & \left(R_{1}+R_{2}\right) / R_{2}=\frac{\text { Vout }}{\text { VINV }}=2.64 \mathrm{~V} \\ & R_{1}=1.64 \times R_{2} \\ & R_{2}=10 \mathrm{k} \Omega \\ & R_{1}=16.4 \mathrm{k} \Omega \end{aligned}$ |  |


| Block name | Setting procedure | Calculation example |  |
| :---: | :---: | :---: | :---: |
| MAX DUTY (DTC) | $\begin{aligned} & \text { VDTC }=(R 2 /(R 1+R 2)) \times \text { VREF } \\ & \text { Max DUTY }= \\ & (\text { VDTC }- \text { VDD }) /(V D 100-V D O) \times 100[\%] \\ & (\text { VREF }=3.0 \mathrm{~V}, \text { VDO }=1.0 \mathrm{~V}, \\ & \text { VD100 }=2.0 \mathrm{~V}) \text { (typ. }) \end{aligned}$ | $\begin{aligned} & \mathrm{R} 2=20 \mathrm{k} \Omega, \mathrm{R} 1=10 \mathrm{k} \Omega \\ & \mathrm{~V} \text { OTL }=2.0 \mathrm{~V} \\ & \mathrm{Max} \text { DUTY }= \\ & (1.0 / 1.1) \times 100=90.9 \% \end{aligned}$ |  |
| Soft start (DTC) |  | $\begin{aligned} & \mathrm{C}=10 \mu \mathrm{~F}_{1} \mathrm{R}_{1}=10 \mathrm{k} \Omega \\ & \text { Vout }=3.3 \mathrm{~V}, \mathrm{Vcc}=13.5 \mathrm{~V} \\ & \mathrm{t}=55 \mathrm{~ms} \end{aligned}$ |  |
| Short protection circuit (SLP) | $\begin{aligned} & \mathrm{T} 1=(\mathrm{CsCP} \times \mathrm{VsCP} 1) / \mathrm{ISCP} \\ & (\mathrm{ISCP}=2.5 \mu \mathrm{~A}, \mathrm{VsCP} 1=1 \mathrm{~V}, \\ & \mathrm{VsCP} 2=2 \mathrm{~V}) \end{aligned}$ | $\begin{aligned} & \mathrm{t} 1=50 \mathrm{~ms} \\ & \mathrm{t} 2=100 \mathrm{~ms} \\ & \mathrm{CcscP}=0.125 \mu \mathrm{~F} \end{aligned}$ |  |

## -Setting phase compensation

1. Application stability conditions

The following conditions are required in order to ensure the stability of the negative feedback circuit.

Because DC/DC converter applications use a switching frequency, the overall gain (BW) should be set to $1 / 10$ th the switching frequency or lower. The target application characteristics can be summarized as follows:
-Phase lag should not exceed $150^{\circ}$ at gain $1(0 \mathrm{~dB})$. (A minimum phase margin of $30^{\circ}$ )
$\bullet$-BW (frequency with gain of 0 dB ) should not exceed $1 / 10$ th the switching frequency.

Because the response is determined by the GBW limitation, it is necessary to use higher switching frequencies for quick response.

One way to maintain stability through phase compensation involves canceling the secondary phase lag ( $-180^{\circ}$ ) caused by LC resonance with a secondary phase advance (by inserting 2 phase advances).
Because the GMB is determined by the phase compensation capacitor, attached between the error amp output and INV input, capacitance must be increased in order to lower the GBW.
(1) Standard integrator (low-pass filter)


Fig. 32
(2) Integrator's open loop characteristics


The error amp performs phase compensation of types (1) and (2), making it act as a low-pass filter. For DC/DC converter applications, R refers to feedback resistors connected in parallel.
2. When the output capacitor is an electrolytic capacitor or other capacitor with a large ESR

When the output capacitor's ESR is large (> $1 \Omega$ ), phase compensation is reasonably simple. Because LC resonant circuits always exist in the output of DC/DC converter applications, the phase lag for those circuits is $-180^{\circ}$. However, when an ESR component is present, $a+90^{\circ}$ phase advance occurs, reducing the phase lag to $-90^{\circ}$. This is an extremely effective way of keeping the phase lag to within $150^{\circ} \mathrm{C}$. However, it has the disadvantage of increasing the ripple component of the output voltage.
(1) LC resonant circuit



Resonance point and phase lag of $-180^{\circ}$ at

$$
\mathrm{fr}=\frac{1}{2 \pi \sqrt{\mathrm{LC}}}[\mathrm{~Hz}]
$$

Fig. 34
(2) With ESR


Fig. 35
Resonance point at fr $=\overline{2 \pi \sqrt{L C}} \quad(\mathrm{~Hz})$
Phase advance at Fesr $=\frac{1}{2 \pi \sqrt{\text { RESR C }}}$
Phase lag $=-90^{\circ}$

One phase advance should be inserted due to variations in phase characteristics caused by ESR. This phase advance can be accomplished by either of the following methods:
(3) Insert C1 into the feedback resistors


$$
\begin{equation*}
\text { Phase advance } \mathrm{fz}=\frac{1}{2 \pi \mathrm{Cl} 1 \mathrm{R}} \tag{Hz}
\end{equation*}
$$

(4) Insert R3 into the integrator


Fig. 37

Phase advance $\mathrm{fz}=\frac{1}{2 \pi \pi \mathrm{C} 2 \mathrm{R}}$
(Hz)

To cancel LC resonance, set the phase advance frequency to the LC resonant frequency. This setting has been obtained in a simple fashion and does not reflect a rigorous calculation, so adjustment may be required for the actual implementation. These characteristics vary with board layout, load conditions, and other factors. They should be confirmed in the actual implementation during the mass production design process.

- $0 /$ O Equivalent circuits


Fig. 38 I/O Equivalent Circuits

## -Operation Notes

1. Absolute maximum ratings

Use of the IC in excess of absolute maximum ratings, such as the applied voltage or operating temperature range (Topr), may result in IC damage. Assumptions should not be made regarding the state of the IC (short mode or open mode) when such damage is suffered. A physical safety measure, such as a fuse, should be implemented when using the IC at times where the absolute maximum ratings may be exceeded.
2. GND potential

Ensure a minimum GND pin potential in all operating conditions. Make sure that no pins are at a voltage below the GND at any time, regardless of whether it is a transient signal or not.
3. Thermal design

Perform thermal design, in which there are adequate margins, by taking into account the permissible dissipation (Pd) in actual states of use.
4. Short circuit between terminals and erroneous mounting

Pay attention to the assembly direction of the ICs. Wrong mounting direction or shorts between terminals, GND, or other components on the circuits, can damage the IC.
5. Operation in strong electromagnetic field Using the ICs in a strong electromagnetic field can cause operation malfunction.
6. Testing on application boards

When testing the IC on an application board, connecting a capacitor to a pin with low impedance subjects the IC to stress. Always discharge capacitors after each process or step. Always turn the IC's power supply off before connecting it to, or removing it from a jig or fixture, during the inspection process. Ground the IC during assembly steps as an antistatic measure. Use similar precaution when transporting and storing the IC.
7. Regarding input pin of the IC (Fig. 40)

This monolithic IC contains $\mathrm{P}^{+}$isolation and P substrate layers between adjacent elements to keep them isolated. $\mathrm{P}-\mathrm{N}$ junctions are formed at the intersection of these P layers with the N layers of other elements, creating a parasitic diode or transistor. For example, the relation between each potential is as follows:

$$
\begin{aligned}
& \text { When GND }>\text { Pin } A \text { and GND }>\text { Pin } B \text {, the } P-N \text { junction operates as a parasitic diode. } \\
& \text { When Pin }>\operatorname{GND}>\operatorname{Pin} \mathrm{A} \text {, the } \mathrm{P}-\mathrm{N} \text { junction operates as a parasitic transistor. }
\end{aligned}
$$

Parasitic diodes can occur inevitably in the structure of the IC. The operation of parasitic diodes can result in mutual interference among circuits, operational faults, or physical damage. Accordingly, methods by which parasitic diodes operate, such as applying a voltage that is lower than the GND (P substrate) voltage to an input pin, should not be used.
8. Ground wiring patterns

The power supply and ground lines must be as short and thick as possible to reduce line impedance. Fluctuating voltage on the power ground line may damage the device.
9. Thermal Shutdown Circuit (TSD)

The IC incorporates a built-in thermal shutdown circuit (TSD circuit). The thermal shutdown circuit (TSD circuit) is designed only to shut the IC off to prevent runaway thermal operation. It is not designed to protect the IC or guarantee its operation. Do not continue to use the IC after operating this circuit or use the IC in an environment where the operation of this circuit is assumed.
10. Over current protection circuit

The IC incorporates a built-in overcurrent protection circuit that operates according to the output current capacity. This circuit serves to protect the IC from damage when the load is shorted. The protection circuit is designed to limit current flow by not latching in the event of a large and instantaneous current flow originating from a large capacitor or other component. These protection circuits are effective in preventing damage due to sudden and unexpected accidents. However, the IC should not be used in applications characterized by the continuous operation or transitioning of the protection circuits. At the time of thermal designing, keep in mind that the current capability has negative characteristics to temperatures.
11. When the Vcc pin is opposite in voltage to each pin in the application, the internal circuit or element may be damaged. For example, such damage might occur when Vcc is shorted with the GND pin while an external capacitor is charged. Use the output pin capacity with a maximum capacitance of $1000 \mu \mathrm{~F}$. It is recommended to insert a diode in order to prevent back current flow in series with Vcc or bypass diodes between Vcc and each pin.


Fig. 39 Bypass diode
Fig. 40 Example of Simple Bipolar IC Architecture
[W]



Packaging
FM: HSOP-M28
(BD9401FN)
FV: SSOP-B14
(BD9403FV)

Packaging specifications
E2: Emboss taping (BD9403FV)
No: Tube container
(BD9401FM)

HSOP-M28
<Dimension>

(Unit:mm)
<Tape and Reel information>

| Tape | Embossed carrier tape |
| :--- | :--- |
| Quantity | 1500 pcs |
| Direction <br> of feed | E2 <br> (The direction is the 1pin of product is at the upper left when you hold <br> reel on the left hand and you pull out the tape on the right hand) |



## SSOP-B14

<Dimension>

Unit:mm)


- The contents described herein are correct as of April, 2006
- The contents described herein are subject to change without notice. For updates of the latest information, please contact and confirm with ROHM CO.,LTD
- Any part of this application note must not be duplicated or copied without our permission.
- Application circuit diagrams and circuit constants contained herein are shown as examples of standard use and operation. Please pay careful attention to the peripheral conditions when designing circuits and deciding upon circuit constants in the set.
- Any data, including, but not limited to application circuit diagrams and information, described herein are intended only as illustrations of such devices and not as the specifications for such devices. ROHM CO.,LTD. disclaims any warranty that any use of such devices shall be free from infringement of any third party's intellectual property rights or other proprietary rights, and further, assumes no liability of whatsoever nature in the event of any such infringement, or arising from or connected with or related to the use of such devices.
- Upon the sale of any such devices, other than for buyer's right to use such devices itself, resell or otherwise dispose of the same, implied right or license to practice or commercially exploit any intellectual property rights or other proprietary rights owned or controlled by ROHM CO., LTD. is granted to any such buyer.
- The products described herein utilize silicon as the main material.
- The products described herein are not designed to be X ray proof.

The products listed in this catalog are designed to be used with ordinary electronic equipment or devices (such as audio visual equipment, office-automation equipment, communications devices, electrical appliances and electronic toys).
Should you intend to use these products with equipment or devices which require an extremely high level of reliability and the malfunction of which would directly endanger human life (such as medical instruments, transportation equipment, aerospace machinery, nuclear-reactor controllers, fuel controllers and other safety devices), please be sure to consult with our sales representative in advance.

Excellence in Electronics


ROHM CO., LTD.
21, Saiin Mizosaki-cho, Ukyo-ku, Kyoto
615-8585, Japan
TEL: (075) 311-2121 FAX: (075)315-0172
URL http: // www. rohm. com
Published by
LSI Application Engineering Dept.

Contact us for further information about the products.
Atanta U.S.A. /ROHM ELECTRONICS ATLANTA SALES OFFICE



TEL $+1(19723132-8818$ FAX $++1(972) 312-0330$. San Diego U.S.A. ROHM ELECTRONICS SANDIEGO SALES OFFICE

Gemany / ROHM ELECTRONICS GMBH GERMANY TEL:+49(215449210 FAX:+49(2154)921400
United Kingdom /ROHM ELECTRONICS United Kingaom ROHM ELECTRONIISS GMBH (UK) France /ROHM ELECTRONICS GMPH (FRANCE)

 Dalian Chine $/$ ROHM TEL: $: 86(411) 8230-8549$ FAX: $+86(411) 8230-8537$

Beijing China /BEIING REPRESENTATIVE OFFICE Taiwan /ROHM ELECTRONICS TABIUN
Taiwan ROHM ELELRONLCS
Korea /ROHM EEECCRONICS KRREA CORPRATION
Singapore / TR R HM
Malaysia $/$ ROHM

Thailand /ROHM LELECRONICS (THALAND
TEL: $:+66(2) 254-4890$ FAX: $:+66(2) 256-6334$

## Notes

- No technical content pages of this document may be reproduced in any form or transmitted by any means without prior permission of ROHM CO.,LTD.
- The contents described herein are subject to change without notice. The specifications for the product described in this document are for reference only. Upon actual use, therefore, please request that specifications to be separately delivered.
- Application circuit diagrams and circuit constants contained herein are shown as examples of standard use and operation. Please pay careful attention to the peripheral conditions when designing circuits and deciding upon circuit constants in the set.
- Any data, including, but not limited to application circuit diagrams information, described herein are intended only as illustrations of such devices and not as the specifications for such devices. ROHM CO.,LTD. disclaims any warranty that any use of such devices shall be free from infringement of any third party's intellectual property rights or other proprietary rights, and further, assumes no liability of whatsoever nature in the event of any such infringement, or arising from or connected with or related to the use of such devices.
- Upon the sale of any such devices, other than for buyer's right to use such devices itself, resell or otherwise dispose of the same, no express or implied right or license to practice or commercially exploit any intellectual property rights or other proprietary rights owned or controlled by
- ROHM CO., LTD. is granted to any such buyer.
- Products listed in this document are no antiradiation design.

The products listed in this document are designed to be used with ordinary electronic equipment or devices (such as audio visual equipment, office-automation equipment, communications devices, electrical appliances and electronic toys).
Should you intend to use these products with equipment or devices which require an extremely high level of reliability and the malfunction of which would directly endanger human life (such as medical instruments, transportation equipment, aerospace machinery, nuclear-reactor controllers, fuel controllers and other safety devices), please be sure to consult with our sales representative in advance.
It is our top priority to supply products with the utmost quality and reliability. However, there is always a chance of failure due to unexpected factors. Therefore, please take into account the derating characteristics and allow for sufficient safety features, such as extra margin, anti-flammability, and fail-safe measures when designing in order to prevent possible accidents that may result in bodily harm or fire caused by component failure. ROHM cannot be held responsible for any damages arising from the use of the products under conditions out of the range of the specifications or due to non-compliance with the NOTES specified in this catalog.

Thank you for your accessing to ROHM product informations.
More detail product informations and catalogs are available, please contact your nearest sales office.

[^0]
[^0]:    Copyright © 2008 ROHM CO.,LTD.
    ROHM CO., LTD. 21 Saiin Mizosaki-cho, Ukyo-ku, Kyoto 615-8585, Japan
    TEL: +81-75-311-2121
    FAX : +81-75-315-0172

