## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

## PFC Direct current resonance type White LED Driver for Large LCD

## BD94121F

## General Description

BD94121F is a current resonance type LED Driver with frequency-controlled LED current. It can connect to PFC directly and can use half-bridge structure reducing the number of external components.
It incorporates some protection functions against fault conditions such as Over-Voltage Protection, LED Short Detection (IS High Detection) and LED Open Detection (IS Low Detection).

## Features

- 20 V High Rating Process
- 1 Channel Push-pull Control
- Current and Voltage Feedback by Driving Frequency
- Adjustable Soft Start
- Adjustable Timer Latch
- Under-Voltage Detection for IC's Power Line
- Output Over-Voltage Protection
- Output Error Signal from FAIL Terminal
- Shift to Save Mode by STB Terminal
- Burst Control by External PWM Signal
- Analog Dimming by External DC Signal
- Conversion Function from Pulse to DC

Applications

- TV, Computer Display, LCD Backlighting.


## Key Specifications

- Operating Power Supply Voltage Range:

> ■ Minimum Oscillator Frequency:
(RRT $=27 \mathrm{k} \Omega$, RADJ $=44 \mathrm{k} \Omega, \mathrm{VFB}=3.2 \mathrm{~V}$ )

- Operating Current:
2.3 mA (Typ)
- Operating Temperature Range: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

Package
SOP18

W(Typ) x D(Typ) x H(Max)
$11.20 \mathrm{~mm} \times 7.80 \mathrm{~mm} \times 2.01 \mathrm{~mm}$
Pin pitch 1.27 mm


Figure. 1 SOP18

## Typical Application Circuit

## Contents

General Description .....  .1
Features .....  1
Applications .....  1
Key Specifications .....  .1
Package .....  .1
Typical Application Circuit .....  .1
Absolute Maximum Ratings. .....  3
Recommended Operating Conditions .....  3
External Components Recommended Range. ..... 3
Pin Configuration .....  3
Physical Dimension and Marking Diagram ..... 3
Electrical Characteristics .....  4
Pin Description. .....  .6
I/O Equivalent Circuits. .....  7
Block Diagram .....  8
Typical Performance Curves .....  9
Pin Function Description ..... 10
Detection Condition List of the Protection Functions ..... 15
Behavior List of the Protect Function ..... 15
Application Example ..... 16
Timing Chart ..... 17
Operational Notes ..... 20
Ordering Information ..... 22
Marking Diagrams ..... 22
Physical Dimension, Tape and Reel Information ..... 23
Revision History ..... 24

| Absolute Maximum Ratings ( $\mathrm{Ta}=25^{\circ} \mathrm{C}$ ) |  |  |  |
| :---: | :---: | :---: | :---: |
| Parameter | Symbol | Rating | Unit |
| Supply Voltage | $\mathrm{V}_{\mathrm{cc}}$ | 20 | V |
| STB, PWM2DC, N2, N1 Terminal Voltage |  | 20 | V |
| RT, FB, IS, VS, PWMCMP, CP, PWMIN, ADIM, SS, FAIL, COMPSD Terminal Voltage | $\mathrm{V}_{\mathrm{RT}}, \mathrm{V}_{\mathrm{FB}}, \mathrm{V}_{\text {IS }}, \mathrm{V}_{\mathrm{VS}}, \mathrm{V}_{\text {PWMCMP }}$, $\mathrm{V}_{\mathrm{CP}}, \mathrm{V}_{\text {PWMIN }}, \mathrm{V}_{\text {AdIM }}, \mathrm{V}_{\text {SS }}$, $\mathrm{V}_{\text {FALL }}, \mathrm{V}_{\text {COMPSD }}$ | 5.5 | V |
| Power Dissipation | Pd | $0.69{ }^{\text {(Note 1) }}$ | W |
| Operating Temperature Range | Topr | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Junction Temperature | Tjmax | 150 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | Tstg | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

(Note 1) Derating in done $5.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ for operating above $\mathrm{Ta} \geq 25^{\circ} \mathrm{C}$ (Mount on 1-layer $70.0 \mathrm{~mm} \times 70.0 \mathrm{~mm} \times 1.6 \mathrm{~mm}$ board)
Caution: Operating the IC over the absolute maximum ratings may damage the IC. The damage can either be a short circuit between pins or an open circuit between pins and the internal circuitry. Therefore, it is important to consider circuit protection measures, such as adding a fuse, in case the IC is operated over the absolute maximum ratings.

Recommended Operating Conditions ( $\mathrm{Ta}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Range | Unit |
| :--- | :---: | :---: | :---: |
| Power Supply Voltage | V $_{\text {CC }}$ | 9.0 to 18.0 | V |
| PWMIN Input Frequency Range | $\mathrm{f}_{\text {PWMIN }}$ | 60 to 500 | Hz |
| Oscillation Frequency | $\mathrm{f}_{\text {OUT }}$ | 30 to 300 | kHz |
| PWM2DC Input Voltage Range | $\mathrm{f}_{\text {PWM2DC }}$ | 0.09 to 30 | kHz |
| ADIM Input Voltage Range | $\mathrm{V}_{\text {ADIM }}$ | 0 to 5 | V |
| ADIM Range with Linearity IS | $\mathrm{V}_{\text {ADIMLIN }}$ | 0.5 to 2.1 | V |

External Components Recommended Range ( $\mathrm{Ta}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Range | Unit |
| :--- | :---: | :---: | :---: |
| RT Connection Resistance | $\mathrm{R}_{\text {RT }}$ | 20 to 200 | $\mathrm{k} \Omega$ |
| CP Connection Capacitance | $\mathrm{C}_{\mathrm{CP}}$ | 0.01 to $2.2^{\text {(Note 2) }}$ | $\mu \mathrm{F}$ |
| ADIM Connection Capacitance | $\mathrm{C}_{\text {ADIM }}$ | 0.22 to $10^{\text {(Note 2) }}$ | $\mu \mathrm{F}$ |
| SS Connection Capacitance | $\mathrm{C}_{\text {SS }}$ | 0.01 to $0.1^{\text {(Note 2) }}$ | $\mu \mathrm{F}$ |

(Note 2) Please set connection capacitance above Min value of Recommended Range according to temperature characteristic and DC bias characteristic.

## Pin Configuration



Figure. 3 Pin Configuration

## Physical Dimension and Marking Diagram



SOP18(Unit:mm)
Figure. 4 Physical Dimension and Marking Diagram

Electrical Characteristics（Unless otherwise specified $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{cc}}=12 \mathrm{~V}$ ）

| Parameter | Symbol | Limit |  |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| 【Whole Device】 |  |  |  |  |  |  |
| Circuit Current | ICC1 | － | 2.3 | 5.0 | mA | $\mathrm{f}_{\text {out }}=60 \mathrm{kHz}$ ， <br> $V_{\text {PWMсомр }}=0 \mathrm{~V}$ |
| Circuit Current at Stand－by | $\mathrm{I}_{\mathrm{CC} 2}$ | － | 0 | 20 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {STB }}=0 \mathrm{~V}$ |
| 【STB Block】 |  |  |  |  |  |  |
| STB Pin High Voltage | $\mathrm{V}_{\text {STH }}$ | 2.0 | － | V cc | V | System ON |
| STB Pin Low Voltage | $\mathrm{V}_{\text {STL }}$ | －0．3 | － | ＋0．8 | V | System OFF |
| 【VCC UVLO Block】 |  |  |  |  |  |  |
| VCC Operation Voltage | Vvccuvp | 7.5 | 8.0 | 8.5 | V |  |
| VCC UVLO Hysteresis | $\Delta V_{\text {vccuvp }}$ | 0.37 | 0.50 | 0.63 | V |  |
| 【OSC Block】 |  |  |  |  |  |  |
| RT Terminal voltage | $\mathrm{V}_{\text {RT }}$ | 1.05 | 1.50 | 1.95 | V |  |
| 【PWMIN Block】 |  |  |  |  |  |  |
| PWMIN Pin High Voltage | $V_{\text {PWMINH }}$ | 1.8 | － | 5.0 | V |  |
| PWMIN Pin Low Voltage | $\mathrm{V}_{\text {PWMINL }}$ | －0．3 | － | ＋0．8 | V |  |
| 【Soft Start Block】 |  |  |  |  |  |  |
| Setting Current for Soft Start Timer and COMPSD Timer | Iss | 1.5 | 2.0 | 2.5 | $\mu \mathrm{A}$ |  |
| Soft Start Ended Voltage | $\mathrm{V}_{\text {SSEND }}$ | 2.30 | 2.50 | 2.70 | V |  |
| Setting Voltage for COMPSD Timer | $\mathrm{V}_{\text {SDON }}$ | 1.90 | 2.00 | 2.10 | V |  |
| 【Feed Back Block】 |  |  |  |  |  |  |
| IS Threshold Voltage 1 | $\mathrm{V}_{\text {IS1 }}$ | 0.466 | 0.477 | 0.488 | V | $\begin{aligned} & \mathrm{V}_{\text {ADIM }}=2.1 \mathrm{~V}, \\ & \mathrm{~V}_{\text {PWM2DC }}=12 \mathrm{~V} \end{aligned}$ |
| IS Threshold Voltage 2 | $\mathrm{V}_{\text {IS2 }}$ | 0.239 | 0.250 | 0.261 | V | $\begin{aligned} & \mathrm{V}_{\text {ADIM }}=1.1 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{PWM} 2 \mathrm{CC}}=12 \mathrm{~V} \end{aligned}$ |
| IS Threshold Voltage 3 | $\mathrm{V}_{\text {IS3 }}$ | 0.102 | 0.114 | 0.126 | V | $\begin{aligned} & V_{\text {ADIM }}=0.5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{PWM} 2 \mathrm{CD}}=12 \mathrm{~V} \end{aligned}$ |
| IS Threshold Voltage 4 | Vvs | 1.212 | 1.250 | 1.288 | V |  |
| IS Source Current 1 | $\mathrm{I}_{\text {S } 1}$ | － | － | 0.9 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {PWMIN }}=2.5 \mathrm{~V}$ |
| IS Source Current 2 | $\mathrm{l}_{\text {IS2 }}$ | 40 | 50 | 60 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {PWMIN }}=0 \mathrm{~V}, \mathrm{~V}_{\text {IS }}=0.8 \mathrm{~V}$ |
| VS Source Voltage | lvs | － | － | 0.9 | $\mu \mathrm{A}$ |  |
| IS COMP Detection Voltage 1 | $\mathrm{V}_{\text {ISCOMP1 }}$ | 0.020 | 0.050 | 0.080 | V | IS sweep down $\mathrm{V}_{\mathrm{ADIM}}=0.4 \mathrm{~V}$ |
| IS COMP Detection Voltage 2 | $\mathrm{V}_{\text {ISCOMP2 }}$ | 0.90 | 1.00 | 1.10 | V | IS sweep up |

Electrical Characteristics－continued（Unless otherwise specified $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}$ ）

| Parameter | Symbol | Limit |  |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Min |  |  |
| 【Output Block】 |  |  |  |  |  |  |
| N1 Output Sink Resistance | $\mathrm{R}_{\text {N1SI }}$ | 1.5 | 3.0 | 6.0 | $\Omega$ |  |
| N1Output Source Resistance | $\mathrm{R}_{\text {Niso }}$ | 4.5 | 9.0 | 18.0 | $\Omega$ |  |
| N2 Output Sink Resistance | $\mathrm{R}_{\text {N2SI }}$ | 1.5 | 3.0 | 6.0 | $\Omega$ |  |
| N2 Output Source Resistance | Rneso | 4.5 | 9.0 | 18.0 | $\Omega$ |  |
| MAX DUTY | MAX DUTY | 43.0 | 45.0 | 47.0 | \％ | fout $=60 \mathrm{kHz}$ |
| N1－N2，N2－N1Dead Time | toff | 100 | 200 | 400 | ns |  |
| Output Frequency （minimum frequency setting） | foutmin | 60.3 | 67.0 | 73.7 | kHz | $\begin{aligned} & R_{R T}=27 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{ADJ}}=44 \mathrm{k} \Omega, \\ & \mathrm{~V}_{\mathrm{FB}}=3.2 \mathrm{~V} \end{aligned}$ |
| 【Timer Block】 |  |  |  |  |  |  |
| Setting Voltage for CP Time | $V_{\text {CP }}$ | 1.90 | 2.00 | 2.10 | V |  |
| Setting Current for CP Time | 1 CP | 0.85 | 1.00 | 1.15 | $\mu \mathrm{A}$ |  |

【ADIM Block】

| ADIM Pin Inflow Current 1 | $\mathrm{I}_{\text {ADIM1 }}$ | -5 | 0 | +5 | $\mu \mathrm{~A}$ | $\mathrm{V}_{\text {ADIM }}=2.2 \mathrm{~V}$, <br> $\mathrm{V}_{\text {PWM2DC }}=12 \mathrm{~V}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :--- |
| ADIM Pin Inflow Current 2 | I $_{\text {ADIM2 }}$ | 19 | 28 | 37 | $\mu \mathrm{~A}$ | $\mathrm{V}_{\text {ADIM }}=5 \mathrm{~V}$, <br> $\mathrm{V}_{\text {PWM2DC }}=12 \mathrm{~V}$ |
| PWM2DC Pin Inflow Current | IPWM2DC | 4 | 6 | 8 | $\mu \mathrm{~A}$ | $\mathrm{~V}_{\text {PWM2DC }}=3 \mathrm{~V}$ |
| PWM2DC Pin High Voltage | $\mathrm{V}_{\text {PWM2DCH }}$ | 1.8 | - | 5.0 | V |  |
| PWM2DC Pin Low Voltage | $\mathrm{V}_{\text {PWM2DCL }}$ | -0.3 | - | +0.8 | V |  |
| PWM2DC Pin Selected Voltage to <br> High Impedance | $\mathrm{V}_{\text {PWM2DCz }}$ | 7.5 | 8.0 | 8.5 | V | PWM2DC＝sweep up |


| ［COMPSD Block】 |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| COMPSD Detection Voltage | $\mathrm{V}_{\text {comps }}$ | 3.88 | 4.00 | 4.12 | V |  |
| ［FAIL Block】 |  |  |  |  |  |  |
| FAIL Pin ON－Resistance | $\mathrm{R}_{\text {fall }}$ | － | 100 | 200 | $\Omega$ |  |

Pin Description

| Pin No. | Pin Name | IN/OUT | Function | Rating [V] |
| :---: | :---: | :---: | :--- | :---: |
| 1 | VCC | IN | Power Supply Pin for IC (Built-In UVLO Function) | -0.3 to +20 |
| 2 | STB | IN | Power ON/OFF Control Pin for IC <br> Power OFF when STB=L and Power ON when STB=H. | -0.3 to +20 |
| 3 | GND | IN | Ground Pin for Internal Signal in IC | - |
| 4 | RT | OUT | Drive Frequency Setting Pin <br> Basic Frequency is set by the resistor between RT and <br> GND and Drive Frequency Modulation Range is set by <br> the resistor between RT and FB. | -0.3 to +5.5 |
| 5 | FB | OUT | Error Amplifier Output pin for LED Current feedback and <br> LED Voltage feedback | -0.3 to +5.5 |
| 6 | IS | IN | Error Amplifier Input pin for LED Current feedback | -0.3 to +5.5 |
| 7 | VS | IN | Error Amplifier Input pin for LED Open Voltage feedback | -0.3 to +5.5 |
| 8 | PWMCMP | IN | PWM Comparator Input Pin which controls PWM <br> operation during brightness adjustment. <br> N1 and N2 output stop when PWMCMP=L, and they <br> output Max Duty when PWMCMP=H | -0.3 to +5.5 |
| 9 | CP | OUT | Timer Latch Setting Pin <br> In abnormal case, 1 $\mu A$ (Typ) will be charged to the <br> capacitor connected to CP, and IC becomes latch status <br> after output operation stops at CP>2V(Typ) | -0.3 to +5.5 |
| 10 | PWMIN | IN | PWM Signal Input Pin for burst brightness adjustment | -0.3 to +5.5 |
| 11 | ADIM | IN | DC Signal Input Pin for analog dimming |  |
| 12 | SS | OUT | Soft Start timer and COMPSD timer Setting Pin <br> During start-up, 2 <br> capa (Typ) will be charged to connected <br> detect. At SS SS>2.0V(typ), COMPSD can start to <br> operation. | -0.3 to +5p), CP can accept charge |

## I/O Equivalent Circuits

| STB | RT | FB |
| :---: | :---: | :---: |
|  |  |  |
| IS | VS | PWMCMP |
|  |  |  |
| CP | PWMIN | ADIM |
|  |  |  |
| SS | FAIL | COMPSD |
|  |  |  |
| PWM2DC | N2 | N1 |
|  |  |  |

Figure. 5 I/O equivalent circuit

## Block Diagram



Figure. 6 Block Diagram

Typical Performance Curves


Figure 7. Operating Current vs Power Supply Voltage


Figure 9. MAX DUTY vs Temperature


Figure 8. Output Frequency vs Temperature


Figure 10. IS Voltage vs ADIM Voltage

## Pin Function Description

## PIN. 1 VCC

This is power supply pin for the IC. Normal operation range (Typ) is from 9 V to 18 V . Please place ceramic capacitor bigger than $0.1 \mu \mathrm{~F}$ as bypass capacitor between VCC and GND. It is for noise elimination.

## PIN. 2 STB

This PIN is for setting of ON/OFF. It is possible to use as reset when shutting down.
Please set the STB terminal voltage below VCC voltage. In addition, please set below 4 V if the voltage is applied earlier than VCC.
Depending on input voltage to STB pin, the status of IC might be switched (ON/OFF). Please avoid using between the two status ( 0.8 V to 2.0 V )

## PIN. 3 GND

This is signal system GND for IC inside. Please make it independent from PGND as much as possible (We recommend this because it has less influence with switching noise which comes from short circuit of PGND and GND at connector close to GND pin.


Figure. 11

## PIN. 4 RT

Set up the charge/discharge current by frequency of IC inside.
By changing the resistance value of resistor between RT pin and GND, it is possible to set up basic drive frequency as following formula;
Basic frequency means output N1, N2 frequency which is determined only with resistor between RT pin and GND.

$$
\begin{aligned}
f_{\text {OUT }}=\frac{6000}{R_{R T}[k \Omega]}[k H z] & \left(f_{\text {OUT }}<200 \mathrm{kHz}\right) \\
f_{\text {OUT }}=\frac{6673}{R_{R T}[k \Omega]+3.336}[\mathrm{kHz}] & \left(f_{\text {OUT }}>200 \mathrm{kHz}\right)
\end{aligned}
$$




Figure. 13 RRT Resistor connection method

Figure. 12 RT Resistance vs Output Frequency
There is a discrepancy between theoretical formula and actual device. For frequency setting, please thoroughly verify it with actual application. In addition, frequency may change upon resistor RADJ which is placed between RT and FB pins

## PIN. 5 FB

This is output pin for LED current feedback (IS pin) error amplifier and open LED voltage feedback (VS pin) error amplifier. The capacitance between FB and IS $(1500 \mathrm{pF}$ to $0.01 \mu \mathrm{~F})$ also determines start up time of LED current necessary during phase compensation and brightness adjustment. Capacitance between FB and VS (1500pF to $0.01 \mu \mathrm{~F}$ ) is for phase compensation of error amplifier.


Figure. 14 RRT and RADJ Resistor connection method

As shown by left graph, by changing resistor $R_{A D J}$ between FB and RT, it is possible to determine the modulation width of frequency.

Modulation width of frequency determined by the resistor between FB and RT resistor (Theoretical formula : Example)
When $\mathrm{R}_{\mathrm{ADJ}}=100 \mathrm{k} \Omega, \Delta$ fout $=108.1 \mathrm{kHz}$

Figure. 15 Modulation width of Output Frequency vs $R_{A D J}$ Resistance


Modulation width of frequency determined by the resistor between FB and RT resistor (Theoretical formula : Example)
When $\mathrm{R}_{\mathrm{ADJ}}=100 \mathrm{k} \Omega, \Delta \mathrm{f}_{\text {OUT }}=108.1 \mathrm{kHz}$

Figure. 16 Output Frequency vs FB Voltage
The basic drive frequency is determined by resistor $R_{R T}$ which is connected from $R T$ pin to GND. The basic frequency is the one at $\mathrm{V}_{\mathrm{FB}}=1.5 \mathrm{~V}$, and operation frequency range will be fixed with frequency modulation width that is determined by $R_{A D J} u n d e r$ this condition. When $R_{R T}=51 \mathrm{k} \Omega$, fout $=127.7 \mathrm{kHz}$ becomes to basic drive frequency.

## PIN. 6 IS

This is input pin of LED current feedback (IS pin) error amplifier. Please set up as normal voltage (ADIM/4.4)V (Typ). When IS pin voltage becomes less than (ADIM/8.8)V (Typ) or higher than 1.0V, the output will be stopped and latched.


Figure. 17 IS Block Diagram
$50 \mu \mathrm{~A}$ (Typ) current flows from IS pin to external resistor during OFF period of burst brightness adjustment.
Considering Min value of IS source current during burst brightness adjustment, please set that total resistance from IS Pin to GND is from $8 k \Omega$ to $22 k \Omega$. When $R_{2}$ is $12 k \Omega$ in above diagram, please set $8 k \Omega<R_{1}+R_{2}<22 k \Omega$.

## PIN. 7 VS

This is input pin of Open LED voltage feedback (VS pin) error amplifier. It has to be 1.25 V during LED is open. When LED is ON, it will be 0.5 V to 1.0 V . When VS pin becomes over 1.25 V , protection circuit will start operation, and if it becomes more than CP timer set up time (Timer Latch), it will shut down.


Figure. 18 VS Block Diagram
Please set $\mathrm{C}_{1}, \mathrm{C}_{2}, \mathrm{R}_{1}, \mathrm{R}_{2}$, and $\mathrm{R}_{3}$ value to input 1.25 V to VS pin during LED bar's connector disconnects.

## PIN. 8 PWMCMP

PWMCOMP pin voltage is fixed by DUTY of drive output $\mathrm{N} 1, \mathrm{~N} 2$ in comparison with a saw wave of IC inside. This pin has $100 \mu \mathrm{~A}$ sink/source current capability and when external capacitor is connected between PWMCMP and GND, IC will operate PWM at brightness start up stage. When N1 and N2 only drive at MaxDuty, please set PWMCMP=open.

## PIN. 9 CP

This pin sets up the time from the point of abnormal detection till shut down (Timer Latch). Having $1 \mu \mathrm{~A}$ constant current charges at external capacitor connected to CP pin, it will shut down when it becomes over 2.0V. During soft start, there is no charge to CP external capacitor even fulfilling CP pin charge condition (timer latch). External capacitor is set around $0.01 \mu \mathrm{~F}$ to $2.2 \mu \mathrm{~F}$ ).

$$
T_{C P}=C_{C P} \times \frac{V_{C P}}{I_{C P}}=\frac{C_{C P} \times 2.0}{1.0 \times 10^{-6}}=2.0 \times 10^{6} \times C_{C P} \quad[\mathrm{sec}]
$$



Figure. 19 CP Block Diagram


Figure. 20 Timer Latch Time vs CP Capacitance

## PIN. 10 PWMIN

By inputting PWM pulse signal at PWMIN pin, it is possible to adjust burst brightness. (High level: over 1.8V, Low level: below 0.8 V ).

| condition | LED condition |
| :---: | :---: |
| PWMIN $: 1.8 \mathrm{~V}$ to 5.0 V | Turn On |
| PWMIN $:-0.3 \mathrm{~V}$ to 0.8 V | Turn Off |

## PIN. 11 ADIM

ADIM pin is Input and Output Pin of DC signal for analog dimming. According to ADIM Input level, each pin's function is changed as the followings. Pulse-DC translation Circuit is shown in Figure.20.

| PWM2DCinput level | PWM2DC function | ADIM function | Needed Signal <br> from External |
| :---: | :---: | :---: | :---: |
| $-0.3 \mathrm{~V}<$ PWM2DC<6.5V | Pulse Signal Input <br> for Analog Dimming | DC Signal Output <br> for Analog Dimming | DUTY Signal <br> for Analog Dimming |
| 8.5V<PWM2DC<20V | Mask PWM2DC's <br> Function | DC Signal Input <br> for Analog Dimming | DC Signal Output <br> for Analog Dimming |

The voltage that ADIM voltage multiplies by $(1 / 4.4)$ becomes IS threshold voltage and it has linear characteristic. But, ADIM voltage becomes under $0.44 \mathrm{~V}(\mathrm{Typ})$, IS threshold voltage is clamped at $0.44 \mathrm{~V} / 0.44=0.1 \mathrm{~V}$ (Typ). And ADIM voltage becomes over 2.2 V (Typ), IS threshold voltage is clamped at $2.2 \mathrm{~V} / 0.44=0.5 \mathrm{~V}(\mathrm{Typ})$. When you want to use linear characteristic range, please set ADIM voltage from 0.5 V to 2.1 V .
And pulse signal inputs to PWM2DC terminal and IC can average it by IC internal $100 \mathrm{k} \Omega$ and the capacitor connected to ADIM terminal (This means pulse to DC signal transfer circuit.). At this time, ADIM ripple level is changed by ADIM's capacitance, therefore please set suitable capacitance according to set specification.


Figure. 21 IS threshold voltage vs ADIM voltage


Figure. 22 Pulse to DC transfer block diagram

## PIN. 12 SS

This is soft start time and SDON time set up pin. Constant current $2.0 \mu \mathrm{~A}(\mathrm{Typ})$ is charged to external capacitor $(0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F})$. When SS terminal voltage is higher than 2.0 V , COMPSD can be detected. When SS terminal voltage is less than 2.0 V , latch protection circuit will not operate. When SS terminal voltage is higher than 2.5 V , soft start completes. When soft start is under operation (SS pin voltage is less than 2.5 V ), timer latch protection circuit by CP charge will not operate.


Where:
$\mathrm{C}_{s s}$ is the capacitance of SS pin

Figure. 23 SS Block Diagram

$$
\begin{gathered}
T_{\text {SSEND }}=C_{S S} \times \frac{V_{S S E N D}}{I_{S S}}=\frac{C_{S S} \times 2.5}{2.0 \times 10^{-6}}=1.25 \times 10^{6} \times C_{S S} \quad[\mathrm{sec}] \\
T_{\text {SDON }}=C_{S S} \times \frac{V_{\text {SDON }}}{I_{S S}}=\frac{C_{S S} \times 2.0}{2.0 \times 10^{-6}}=1.0 \times 10^{6} \times C_{S S} \quad[\mathrm{sec}]
\end{gathered}
$$

## PIN. 13 FAIL

This is fail signal output pin of IC. At normal situation, it outputs GND Level and it becomes Open after timer latch in case any abnormality is detected. The pull up voltage during Open must be set less than rated voltage 5.5 V of FAIL pin. Please connect about 0.1 uF capacitor for noise reduction to FAIL pin.

| Condition | FAILOutput |
| :---: | :---: |
| Normal operation | GND Level |
| Abnormal operation | Open |



Figure. 24 FAIL Block Diagram

## PIN. 14 COMPSD

This is input pin for over voltage protection circuit comparator. The detection voltage of comparator is 4.0 V (Typ),and will start to count 2CLK over voltage detection. After 2CLK count, it will shut down by timer latch.

## PIN. 15 PWM2DC

Pulse signal inputs to PWM2DC terminal and IC can average it by IC internal $100 \mathrm{k} \Omega$ and the capacitor connected to ADIM terminal (This means pulse to DC signal transfer circuit.). When the voltage that is higher than 8 V (Typ) forces to PWM2DC terminal, buffer output in the IC becomes high impedance, and IC function shifts to direct DC input mode to ADIM. (Refer to the diagram of PIN11 ADIM.)

## PIN. 16 PGND

This is Power GND pin for output pin N1, N2 at driver part. Please make it independent from GND (Pin 3) pin on inverter PCB. This pin is not connected to GND pin in IC inside.

## PIN. 17 N2

This is gate drive output pin for Low Side external Nch FET. Normally please connect it to FET gate through about $10 \Omega$ resistor. It is for noise reduction. Gate has to be pull-down to source by resistor of $1 \mathrm{k} \Omega$ to $10 \mathrm{k} \Omega$.

## PIN. 18 N1

This is gate drive output pin for Low Side external Nch FET. Normally please connect it to FET gate through about $10 \Omega$ resistor. It is for noise reduction. Gate has to be pull-down to source by resistor of $1 \mathrm{k} \Omega$ to $10 \mathrm{k} \Omega$.

## Detection Condition List of the Protection Functions (Typ Condition)

| Protect Function | Detection Pin | Detect Condition |  | Release Condition | Timer Operation | Protection Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Detection Condition | SS |  |  |  |
| LED OPEN | IS | $\begin{gathered} \hline(\mathrm{ADIM}<0.44 \mathrm{~V}) \\ \text { IS }<0.05 \mathrm{~V} \\ (0.44 \mathrm{~V}<\mathrm{ADIM}<2.2 \mathrm{~V}) \\ \text { IS }<\text { ADIM } / 8.8 \\ (\mathrm{ADIM}>2.2 \mathrm{~V}) \\ \text { IS }<0.25 \mathrm{~V} \end{gathered}$ | SS>2.0V | ```(ADIM<0.44V) IS > 0.05V (0.44V <ADIM<2.2V) IS > ADIM/8.8 (ADIM>2.2V) IS > 0.25V``` | 2CLK | Latch off |
| LED SHORT | IS | IS $>1.0 \mathrm{~V}$ | SS>2.0V | IS < 1.0V | 2CLK | Latch off |
| OVP | VS | $\mathrm{VS}>1.25 \mathrm{~V}$ | SS>2.5V | $\mathrm{VS}<1.25 \mathrm{~V}$ | CP | Latch off |
| VCC UVLO | VCC | $\mathrm{VCC}<7.5 \mathrm{~V}$ | - | $\mathrm{VCC}>8.0 \mathrm{~V}$ | - | Restart by release |
| COMPSD | COMPSD | COMPSD > 4.0V | SS>2.0V | COMPSD < 3.8V | 2CLK | Latch off |

To reset the latch type protection, please set STB logic to 'L' once. Otherwise the detection of VCCUVLO is required. The count number in the list is calculated with double of output frequency.

Behavior List of the Protect Function

| Protect Function | Operation of the Protect Function |  |  |
| :---: | :---: | :---: | :---: |
|  | N1,N2 Output | SS pin | FAIL pin |
| LED OPEN | Stop after latch | Low after latch | High after latch |
| LED SHORT | Stop after latch | Low after latch | High after latch |
| OVP | Stop after latch | Low after latch | High after latch |
| VCC UVLO | Stop immediately | Low Immediately | High Immediately |
| COMPSD | Stop after latch | Low after latch | High after latch |

## Application Example

Introduce an application example with BD94121F


Figure. 25 Application Example

## Timing Chart

When it Detects Quick Detection Type Error


Figure. 26 Timing Chart 1
[The explanation of quick abnormal detection]
Due to the timing of (1) to (3) in the above chart, the IC detects malfunction and starts the output-mute latch without CP Charge . For (1) to (3), the malfunction is detected according to the conditions in the table shown below.

| No. | Content of Abnormal Detection | Condition of Abnormal Detection |
| :---: | :---: | :---: |
| $(1)$ | Abnormal LED current detection | $\mathrm{IS}<(\mathrm{ADIM} / 8.8) \mathrm{V}$ |
| $(2)$ | Abnormal LED short detection | $\mathrm{IS}>1.0 \mathrm{~V}$ |
| $(3)$ | COMPSD Over Voltage detection | $\mathrm{COMPSD} \geq 4.0 \mathrm{~V}$ |

## When it Detects Timer Latch Type Error



Figure. 27 Timing Chart 2
[The explanation of Time latch type error detection]
Due to the timing of (4) in the above chart, the IC detects abnormal and starts the timer latch charging. For (4), the abnormal is detected according to the conditions in the table shown below.

| No. | Content of Abnormal Detection | Condition of Abnormal Detection |
| :---: | :---: | :---: |
| $(4)$ | Abnormal LED voltage detection | $\mathrm{VS} \geq 1.25 \mathrm{~V}$ |

## Output Timing Chart

BD94121F outputs the signal that operates the Push-Pull or Half-Bridge which is made up of Nch FET. The output timing of drive signal is shown in the following chart



Figure. 28 Output Timing Chart

## Operational Notes

1. Reverse Connection of Power Supply

Connecting the power supply in reverse polarity can damage the IC. Take precautions against reverse polarity when connecting the power supply, such as mounting an external diode between the power supply and the IC's power supply pins.
2. Power Supply Lines

Design the PCB layout pattern to provide low impedance supply lines. Separate the ground and supply lines of the digital and analog blocks to prevent noise in the ground and supply lines of the digital block from affecting the analog block. Furthermore, connect a capacitor to ground at all power supply pins. Consider the effect of temperature and aging on the capacitance value when using electrolytic capacitors.
3. Ground Voltage

Ensure that no pins are at a voltage below that of the ground pin at any time, even during transient condition.
4. Ground Wiring Pattern

When using both small-signal and large-current ground traces, the two ground traces should be routed separately but connected to a single ground at the reference point of the application board to avoid fluctuations in the small-signal ground caused by large currents. Also ensure that the ground traces of external components do not cause variations on the ground voltage. The ground lines must be as short and thick as possible to reduce line impedance.
5. Thermal Consideration

Should by any chance the power dissipation rating be exceeded the rise in temperature of the chip may result in deterioration of the properties of the chip. In case of exceeding this absolute maximum rating, increase the board size and copper area to prevent exceeding the Pd rating.
6. Recommended Operating Conditions

These conditions represent a range within which the expected characteristics of the IC can be approximately obtained. The electrical characteristics are guaranteed under the conditions of each parameter.
7. Inrush Current

When power is first supplied to the IC, it is possible that the internal logic may be unstable and inrush current may flow instantaneously due to the internal powering sequence and delays, especially if the IC has more than one power supply. Therefore, give special consideration to power coupling capacitance, power wiring, width of ground wiring, and routing of connections.
8. Operation Under Strong Electromagnetic Field

Operating the IC in the presence of a strong electromagnetic field may cause the IC to malfunction.
9. Testing on Application Boards

When testing the IC on an application board, connecting a capacitor directly to a low-impedance output pin may subject the IC to stress. Always discharge capacitors completely after each process or step. The IC's power supply should always be turned off completely before connecting or removing it from the test setup during the inspection process. To prevent damage from static discharge, ground the IC during assembly and use similar precautions during transport and storage.

## Operational Notes - continued

## 10. Inter-pin Short and Mounting Errors

Ensure that the direction and position are correct when mounting the IC on the PCB. Incorrect mounting may result in damaging the IC. Avoid nearby pins being shorted to each other especially to ground, power supply and output pin. Inter-pin shorts could be due to many reasons such as metal particles, water droplets (in very humid environment) and unintentional solder bridge deposited in between pins during assembly to name a few.
11. Unused Input Pins

Input pins of an IC are often connected to the gate of a MOS transistor. The gate has extremely high impedance and extremely low capacitance. If left unconnected, the electric field from the outside can easily charge it. The small charge acquired in this way is enough to produce a significant effect on the conduction through the transistor and cause unexpected operation of the IC. So unless otherwise specified, unused input pins should be connected to the power supply or ground line.
12. Regarding the Input Pin of the IC

This monolithic IC contains $\mathrm{P}+$ isolation and P substrate layers between adjacent elements in order to keep them isolated. $\mathrm{P}-\mathrm{N}$ junctions are formed at the intersection of the P layers with the N layers of other elements, creating a parasitic diode or transistor. For example (refer to figure below):
When GND > Pin A and GND > Pin B, the P-N junction operates as a parasitic diode.
When GND > Pin B, the P-N junction operates as a parasitic transistor.
Parasitic diodes inevitably occur in the structure of the IC. The operation of parasitic diodes can result in mutual interference among circuits, operational faults, or physical damage. Therefore, conditions that cause these diodes to operate, such as applying a voltage lower than the GND voltage to an input pin (and thus to the $P$ substrate) should be avoided.


Figure xx. Example of monolithic IC structure

## 13. Ceramic Capacitor

When using a ceramic capacitor, determine the dielectric constant considering the change of capacitance with temperature and the decrease in nominal capacitance due to DC bias and others.
14. Thermal Shutdown Circuit(TSD)

This IC has a built-in thermal shutdown circuit that prevents heat damage to the IC. Normal operation should always be within the IC's power dissipation rating. If however the rating is exceeded for a continued period, the junction temperature ( Tj ) will rise which will activate the TSD circuit that will turn OFF all output pins. When the Tj falls below the TSD threshold, the circuits are automatically restored to normal operation.
Note that the TSD circuit operates in a situation that exceeds the absolute maximum ratings and therefore, under no circumstances, should the TSD circuit be used in a set design or for any purpose other than protecting the IC from heat damage.

## 15. Over Current Protection Circuit (OCP)

This IC incorporates an integrated over current protection circuit that is activated when the load is shorted. This protection circuit is effective in preventing damage due to sudden and unexpected incidents. However, the IC should not be used in applications characterized by continuous operation or transitioning of the protection circuit.

## Ordering Information



## Marking Diagrams



Physical Dimension, Tape and Reel Information
Package Name


## Revision History

| Revision No. | Date | Page |  | Changes |
| :---: | :---: | :---: | :--- | :---: |
| 001 | $22 . F e b .2016$ | All | New Release |  |

## Notice

## Precaution on using ROHM Products

1. Our Products are designed and manufactured for application in ordinary electronic equipments (such as AV equipment, OA equipment, telecommunication equipment, home electronic appliances, amusement equipment, etc.). If you intend to use our Products in devices requiring extremely high reliability (such as medical equipment ${ }^{\text {(Note 1) }}$, transport equipment, traffic equipment, aircraft/spacecraft, nuclear power controllers, fuel controllers, car equipment including car accessories, safety devices, etc.) and whose malfunction or failure may cause loss of human life, bodily injury or serious damage to property ("Specific Applications"), please consult with the ROHM sales representative in advance. Unless otherwise agreed in writing by ROHM in advance, ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of any ROHM's Products for Specific Applications.
(Note1) Medical Equipment Classification of the Specific Applications

| JAPAN | USA | EU | CHINA |
| :---: | :---: | :---: | :---: |
| CLASSIII | CLASSIII | CLASS II b | CLASSIII |
|  |  | CLASSIII |  |

2. ROHM designs and manufactures its Products subject to strict quality control system. However, semiconductor products can fail or malfunction at a certain rate. Please be sure to implement, at your own responsibilities, adequate safety measures including but not limited to fail-safe design against the physical injury, damage to any property, which a failure or malfunction of our Products may cause. The following are examples of safety measures:
[a] Installation of protection circuits or other protective devices to improve system safety
[b] Installation of redundant circuits to reduce the impact of single or multiple circuit failure
3. Our Products are designed and manufactured for use under standard conditions and not under any special or extraordinary environments or conditions, as exemplified below. Accordingly, ROHM shall not be in any way responsible or liable for any damages, expenses or losses arising from the use of any ROHM's Products under any special or extraordinary environments or conditions. If you intend to use our Products under any special or extraordinary environments or conditions (as exemplified below), your independent verification and confirmation of product performance, reliability, etc, prior to use, must be necessary:
[a] Use of our Products in any types of liquid, including water, oils, chemicals, and organic solvents
[b] Use of our Products outdoors or in places where the Products are exposed to direct sunlight or dust
[c] Use of our Products in places where the Products are exposed to sea wind or corrosive gases, including $\mathrm{Cl}_{2}$, $\mathrm{H}_{2} \mathrm{~S}, \mathrm{NH}_{3}, \mathrm{SO} 2$, and NO 2
[d] Use of our Products in places where the Products are exposed to static electricity or electromagnetic waves
[e] Use of our Products in proximity to heat-producing components, plastic cords, or other flammable items
[f] Sealing or coating our Products with resin or other coating materials
[g] Use of our Products without cleaning residue of flux (even if you use no-clean type fluxes, cleaning residue of flux is recommended); or Washing our Products by using water or water-soluble cleaning agents for cleaning residue after soldering
[h] Use of the Products in places subject to dew condensation
4. The Products are not subject to radiation-proof design.
5. Please verify and confirm characteristics of the final or mounted products in using the Products.
6. In particular, if a transient load (a large amount of load applied in a short period of time, such as pulse. is applied, confirmation of performance characteristics after on-board mounting is strongly recommended. Avoid applying power exceeding normal rated power; exceeding the power rating under steady-state loading condition may negatively affect product performance and reliability.
7. De-rate Power Dissipation depending on ambient temperature. When used in sealed area, confirm that it is the use in the range that does not exceed the maximum junction temperature.
8. Confirm that operation temperature is within the specified range described in the product specification.
9. ROHM shall not be in any way responsible or liable for failure induced under deviant condition from what is defined in this document.

## Precaution for Mounting / Circuit board design

1. When a highly active halogenous (chlorine, bromine, etc.) flux is used, the residue of flux may negatively affect product performance and reliability.
2. In principle, the reflow soldering method must be used on a surface-mount products, the flow soldering method must be used on a through hole mount products. If the flow soldering method is preferred on a surface-mount products, please consult with the ROHM representative in advance.

For details, please refer to ROHM Mounting specification

