

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









LED Drivers for LCD Backlights

White LED Driver for large LCD Panels (DCDC Converter Type)

BD9421F

General Description

BD9421F is high efficiency driver for white LED. This is designed for large sized LCD. BD9421F is built-in DCDC converters that supply appropriate voltage for light source.

BD9421F is also built-in protection function for abnormal state such as OVP: over voltage protection, OCP: over current limit protection of DCDC, SCP: short circuit protection, open detection of LED string. Thus this is used for conditions of large output voltage

Features

- 6ch LED constant current driver(External PNP Tr Type)
- Maximum LED setting current 500mA(VREF Pin setting)
- ±2% LED current accuracy(VREF=0.9V setting)
- Built-in DC/DC converter

and load conditions.

- Analog Dimming(Linear) function
- LED protection function(OPEN/SHORT protection)[PWM-independent Type]
- Individual detection and individual LED OFF for both OPEN and SHORT circuit
- VOUT Over Voltage Protection(OVP) and reduced voltage protection(SCP) circuit
- Built-in under voltage lockout function(UVLO) and over voltage protection(OVP)
- Built-in VOUT discharge circuit while shutdown

Key Specifications

VCC Supply Voltage Range: 9.0V to 35.0V
 DCDC Oscillation Frequency: 150kHz(RT=100kΩ)
 Operation Circuit Current: 5mA(Typ)
 Operating Temperature Range: -40°C to +85°C

Applications

LED driver for TV, Monitor and LCD Back Light

Package SOP24 W(Typ) x D(Typ) x H(Max) 15.00mm x 7.80mm x 2.01mm Pin Pitch 1.27mm



Figure 1. SOP24




Figure 2. Typical Application Circuit

OProduct structure: Silicon monolithic integrated circuit OThis product has no designed protection against radioactive rays

Absolute Maximum Ratings(Ta = 25°C)

Parameter	Symbol	Rating	Unit
Supply Voltage	VCC	-0.3 to +36	V
STB,OVP Voltage	STB,OVP	-0.3 to +36	V
BS1-6 Voltage	BS1-6	-0.3 to +60	V
CS,CL1-6,FB,RT Voltage	CS,CL1-6,FB,RT	-0.3 to +7	V
REG75,N Voltage	REG75,N	-0.3 to +14	V
PWM,VREF Voltage	PWM,VREF	-0.3 to +20	V
Power Dissipation for SOP24	Pd	0.68 ^(Note 1)	W
Operating Temperature Range	Topr	-40 to +85	°C
Storage Temperature Range	Tstg	-55 to +150	°C
Maximum Junction Temperature	Tjmax	150	°C

(Note 1) Derating in done 5.5mW/°C for operating above Ta≧25°C (Mount on 1-layer 70.0mm x 70.0mm x 1.6mm board)

Caution: Operating the IC over the absolute maximum ratings may damage the IC. The damage can either be a short circuit between pins or an open circuit between pins and the internal circuitry. Therefore, it is important to consider circuit protection measures, such as adding a fuse, in case the IC is operated over the absolute maximum ratings.

Recommended Operating Conditions(Ta= -40°C to +85°C)

je i i i i i i i i i i i i i i i i i i i							
Parameter	Symbol	Min	Тур	Max	Unit		
Supply Voltage	VCC	9	24	35	V		
DC/DC Oscillation Frequency	FSW	100	-	800	kHz		
Analog Dimming Setting Input Range	VREF	0.6	0.9	3.0	V		


External Component Recommended Range

Parameter	Symbol	Specification	Unit
VCC pin connecting capacity	CVCC	1 to 100	uF
REG75 pin connecting capacity	C_REG	1.0 to 10	uF
RT pin connection resistance range	RRT	18.75 to 150	kΩ

The operating conditions listed above are constants for the IC alone. To make constant setting with practical set devices, utmost attention should be paid.

Pin Configuration

(TOP VIEW)



SOP24

Marking Diagram and Physical Dimension




Figure 3. Pin Configuration

Figure 4. Physical Dimension

Electrical Characteristics (Unless otherwise specified VCC=24V Ta=25°C)

Davamatav	Comple ed	Limit			11!4		
Parameter	Symbol	Min. Typ. Max		Max.	Unit	Condition	
[Whole Device]							
Operation Current	ICC	_	5	10	mA	VSTB=3V	
Standby Current	IST	-	40	80	uA	VSTB=0V	
[UVLO Block]							
Operation Voltage (VCC)	VUVLO_VCC	6.5	7.5	8.5	V	VCC=SWEEP UP	
Hysteresis Voltage (VCC)	VUHYS_VCC	150	300	600	mV	VCC=SWEEP DOWN	
[DC/DC Block]							
Error amp Base Voltage	VEAMP	0.55	0.60	0.65	V	BSx pin, VREF=0.9V	
Oscillation Frequency	FCT	142.5	150.0	157.5	kHz	RT=100kΩ	
N Pin MAX DUTY Output	NMAX_DUTY	90	95	99	%	RT=100kΩ	
N Pin Source ON Resistance	RNSO	2.5	5	10	Ω		
N Pin Sink ON Resistance	RNSI	2	4	8	Ω		
RT Pin Voltage	VRT	1.60	2.00	2.40	V	RT=100kΩ	
RT Short Protection Range	RT_DET	-0.3	-	VRTx90%	V	RT=SWEEP DOWN	
RT Pin Low Resistance	RRT_L	-	2.0	4.0	kΩ	VSTB=0V	
FB Pin Source Current	IFBSO	-115	-100	-85	uA	VBSx=0V, VREF=0.9V, VFB=1.0V	
FB Pin Sink Current	IFBSI	85	100	115	uA	VBSx=2.0V, VREF=0.9V, VFB=1.0V	
Over Current Detect Voltage	VCS	0.35	0.40	0.45	V	CS=SWEEP UP	
CS Source Current	ICS	15	30	60	uA	VCS=0V	
[DC/DC Protection Block]							
OVP High Detect Voltage	VOVPH	2.88	3.00	3.12	V	VOVP SWEEP UP	
OVP Hysteresis Voltage	VOVPH_HYS	150	200	250	V	VOVP SWEEP DOWN	
Short Protection Detect Voltage	VSCP	0.05	0.10	0.15	V	VOVP SWEEP DOWN	
OVP Pin Leakage Current	OVP_LK	-2	0	2	uA	VOVP=4V	
[LED PNP Driver Block]							
CL Pin Current Setting Voltage	VCL	294.0	300.0	306.0	mV	VREF=0.9V	
CL Pin Current Setting Voltage (Analog MAX)	VCLMAX	-3%	1.0	+3%	V	VREF max=3.0V	
CL Pin Current Setting Voltage (Analog MIN)	VCLMIN	-3%	200.0	+3%	mV	VREF min=0.6V	
PNP Driver Output Sink Resistance	RBS	55	80	120	Ω	PWM=High, VCL=Low	
VREF Pin Leakage Current	VREF_LK	-2	0	2	uA	VREF=1V	

Electrical Characteristics (Unless otherwise specified VCC=24V Ta=25°C)

Downwater	Combal	Limit			11:4	0	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition	
[LED Protection Block]					•		
LED OPEN Detect Voltage	VOPEN	0.05	0.10	0.15	V	BSx=SWEEP DOWN	
LED SHORT Detect Voltage	VLSP	8.5	9.0	9.5	V	BSx=SWEEP UP	
CL Pin Low Detect Voltage	VCLLVP	0.05	0.10	0.15	V		
[REG75 Block]							
REG75 Output Voltage	REG75	7.425	7.50	7.575	V	Io=0mA	
REG75 MAX Output Current	IREG75	10	_	-	mA		
REG75_UVLO Detect Voltage	REG75_TH	3.6	4.0	4.4	V	REG75=SWEEP DOWN	
REG75_UVLO Hysteresis	REG75_HYS	250	500	750	mV	STB=ON->OFF, REG75=SWEEP UP	
REG75 Discharge Resistance	REG75_DIS	0.65	1.00	1.35	МΩ	STB=ON->OFF, REG75=7.5V	
[STB Block]							
STB Pin High Voltage	STBH	2.0	-	VCC	V	STB=SWEEP UP	
STB Pin Low Voltage	STBL	-0.3	-	0.8	V	STB=SWEEP DOWN	
STB Pin Pull Down Resistance	RSTB	600	1000	1400	kΩ	STB=3.0V	
[PWM Input Block]							
PWM Pin High Detect Voltage	PWM_H	1.5	-	18	V	PWM=SWEEP UP	
PWM Pin Low Detect Voltage	PWM_L	-0.3	-	0.8	V	PWM=SWEEP DOWN	
PWM Pin Pull Down Resistance	RPWM	300	500	700	kΩ	PWM=3.0V	

Pin Descriptions

Descriptions					
Pin No.	Pin Name	Function			
1	REG75	7.5V regulator output for N output pin			
2	N	DC/DC switching output pin			
3	PGND	Power GND			
4	CS	DCDC external NMOS current monitor pin			
5	FB	DCDC phase-compensation pin			
6	VREF	LED voltage setting pin			
7	BS1	PNP Tr Base connecting pin1			
8	BS2	PNP Tr Base connecting pin2			
9	BS3	PNP Tr Base connecting pin3			
10	BS4	PNP Tr Base connecting pin4			
11	BS5	PNP Tr Base connecting pin5			
12	BS6	PNP Tr Base connecting pin6			
13	CL6	PNP Tr collector •current detection pin6			
14	CL5	PNP Tr collector •current detection pin5			
15	CL4	PNP Tr collector •current detection pin4			
16	CL3	PNP Tr collector •current detection pin3			
17	CL2	PNP Tr collector •current detection pin2			
18	CL1	PNP Tr collector •current detection pin1			
19	PWM	Dimming signal input pin			
20	OVP	Overvoltage protection detection pin			
21	RT	DCDC frequency setting resistor connection pin			
22	AGND	Analog GND			
23	STB	Enable pin			
24	VCC	Power supply pin			

Block Diagram




Figure 5. Blockdiagram




Figure 6. Pin ESD Type

Description of pin function

OP in 1: REG75

The REG pin is used in the DC/DC converter driver block to output 7.5V power. The maximum operating current is 10mA. Using the REG pin at a current higher than 10mA can affect the N pin output pulse, causing the IC to malfunction and leading to heat generation of the IC itself. To avoid this problem, it is recommended to make load setting to the minimum level.

O Pin 2:N

The N pin is used to output power to the external NMOS gate driver for the DC/DC converter in the amplitude range of approx. 0 to 7.5V. Frequency setting can be made with a resistor connected to the RT pin. For details of frequency setting, refer to the description of the <RT pin>.

O Pin 3: PGND

The PGND pin is a power ground pin for the driver block of the N output pin.

O Pin 4: CS

CS pin is current detect for DC/DC current mode inductor current control pin.

Current flowing through the inductor is converted into voltage by the current sensing resistor RCS connected to the CS pin and this voltage is compared with voltage set with the error amplifier to control the DC/DC output voltage.

The CS pin also incorporates the overcurrent protection (OCP) function. If the CS pin voltage reaches 0.4V (Typ.) or more, switching operation will be forcedly stopped.

O Pin 5: FB

Current mode control DC/DC converter error amplifier output pin. By monitoring voltage of BS $(1\sim6)$ pin, the highest Vf of LED column will set 2/3(typ.) of applied VREF voltage to BS pin voltage to control inductor current.


The phase compensation setting has described separately.

In addition, PWM pin will become High Impedance when all PWM signals are in low state, and will maintain FB voltage.

O Pin 6: VREF

LED current setting pin.1/3(typ) of applied voltage to VREF pin will be LED current feedback voltage, 2/3(typ.) of its voltage will be DCDC feedback voltage (the lowest BSx pin feedback voltage).

Basically, because high accuracy of resistor divider is inputted to VREF pin externally, the IC internally will be OPEN(High Impedance) state. Please use external power to design it. <u>It cannot be used in OPEN state.</u>



O Pin 7-12: BS1-BS6

LED DRIVER output pin. Please connect to Base Terminal of external PNP Tr.

O Pin 13-18: CL6 - CL1

LED current detect pin. By monitoring voltage of CLx pin to detect LED current.

Please connect resistor to collector pin of external PNP Tr. CLx pin of no use channel set CLx>3.3V.

O Pin 19: PWM

ON/OFF terminal of LED driver pin. It inputs PWM dimming signal directly to adjust output DUTY dimming. High/Low level of PWM terminal is shown as follows:

State	PWM Voltage
LED ON state	PWM= 1.5V~18.0V
LED OFF state	PWM= -0.3V~0.8V

O Pin 20: OVP

The OVP pin is an input pin for overvoltage protection and short circuit protection of DC/DC output voltage. When voltage of it over 3.0V or higher, CP counting start.

When OVP pin voltage<0.1V (typ.) or lower, short circuit protection (SCP) function is activated, and output of Gate driver will become low immediately.

O Pin 21: RT

RT sets charge/discharge current determining frequency inside IC.

Only a resistor connected to RT determines saw-tooth wave frequency inside IC.

When RT=100k Ω , Frequency=150kHz(typ.).

For calculation example, please refer to section in "P15 – DC/DC drive frequency setting".

When it reaches under VRT×0.90V(typ), DCDC operation will be stopped in order to prevent from high speed oscillation when the RT resistance is shorted to GND. And when RT pin returns to normal state, DCDC also returns to operation.

O Pin 22: AGND

GND pin for analog system inside IC.

O Pin 23: STB

ON/OFF setting pin and allowed for use to reset the IC from shutdown.

**The IC state is switched (i.e., The IC is switched between ON and OFF state) according to voltages input in the STB pin. Avoid using the STB pin between two states (0.8 to 2.0V).

O Pin 24: VCC

Power source pin of IC, which should be input in the range of 9 – 35 V.

Operation starts when VCC is 7.5V (TYP.) or higher and shuts down when VCC is 7.2 V (TYP.).

Typical Performance Curves




Figure 7. Operating Current[mA] vs VCC Input Voltage[V]




Figure 9. CLx Voltage[V] vs VREF Input Voltage[V]




Figure 11. CLx Voltage[V] vs Temperature[°C]






Figure 8. REG75 Output Voltage[V] vs VCC Input Voltage[V]



 $RRT[k\Omega] \label{eq:reduced}$ Figure 10. N Frequency[MHz] vs RT Resistance[k\Omega]



●LED current setting (VREF pin, CLx pin)


Please decide VREF pin input voltage first. When Analog dimming is performed, please be noted that VREF pin input voltage range is $(0.6V \sim 3.0V)$, and decide the input voltage in normal operation. Basically, if VREF pin voltage is high, it will cause power dissipation of external PNP Tr become high, so it is preferred to set the VREF pin voltage lower.

Later, VREF=0.9V will be set as basic. For example if you create 0.9V from REG75, it is possible to use resistive divider by setting 88kohm and 12kohm.

The LED current detection is performed by CLx pin. CLx pin is controlled so that the voltage of 1/3V(typ.) of VREF voltage. If VREF=0.9V, CLx=0.3V to control external PNP Tr. Therefore, if $\lceil R_{CL} \rceil$ is set as a resistance which between CLx pin and GND, and VREF pin voltage is set as $\lceil V_{VREF} \rceil$, LED current $\lceil I_{LED} \rceil$ can be calculated as below.

$$R_{CL} [ohm] = \frac{V_{VREF} [V]}{I_{LED} [A] \times 3}$$

For current setting, set at each channel. For this reason, in 1ch \sim 3ch and 4ch \sim 6ch, it is possible to change current by setting $\lceil R_{CL} \rfloor$ value.



●DCDC operation frequency setting (RT Pin)


The operation frequency of DCDC output is set by resistance which connected to RT pin.


oThe relationship between operation and RT resistance (ideal)

$$R_{RT} = \frac{15000}{f_{SW}[kHz]} \quad [k\Omega]$$

Here, fsw=DCDC converter oscillation frequency[kHz]

Above is ideal equations which do not putted with correction terms. For accurate frequency setting, please confirm on the real system. But the frequency setting range is 100kHz~800kHz.





[Setting Example]

If DCDC frequency is set to be 200kHz, RRT as below:

$$R_{RT} = \frac{15000}{f_{sw}[kHz]} = \frac{15000}{200[kHz]} = 75 \quad [k\Omega]$$

Maximum DCDC output Voltage

In this IC, the voltage of BSx pin is depending on VREF pin voltage. The maximum voltage of VREF pin (VREF=3.0V), the voltage of BSx pin will become 2.0V(2/3 of VREF voltage).

The maximum voltage of DCDC output will have been varying with 1.6V while Analog dimming is performed (2/3 of 3.0V - 0.6V).

Soft Start Time setting

This IC have a built in soft start time setting, there is no need to change from the outside. Timer time can be set by counting the clock frequency with RT pin. Starts counting when shutdown function terminal STB etc is released, and start time are considered in the count (in soft-start). Therefore, LED OPEN protection •SHORT protection are not detected during this time.

The soft start time is set inside the IC, as the following equation.


(Please note that soft-start time set here is the mask of the running time and not the time until the output stabilizes of the DCDC. Time to stabilize the output or load is greater than the boost DCDC dependent.)

Soft-start time "TSS", RT pin connection resistor "RRT":

$$T_{SS}[sec] = 12480 \times \frac{R_{RT}[\Omega]}{1.5 \times 10^{10}}$$

Start-up sequence

The following describes the start-up sequence of this IC.



o Description of start-up sequence

- 1)Set STB from Low to High
- ②System will be activated while PWM=H. SS counting start.
 - At this time, a circuit in which internal SS voltage for slow start becomes equal to FB pin voltage operates to equalize the FB pin and internal SS voltages regardless of whether the PWM pin is set to Low or High level.
- ③Since the FB pin and internal SS reach the lower limit of the internal sawtooth wave of the IC, the DC/DC converter operates to start VOUT voltage rising.
- (4) The Vout voltage continues rising to reach a voltage at which LED current starts flowing.
- (5) When the LED current reaches the amount of current, isolate the FB circuit from the SS circuit. With this, the startup operation is completed.
- ⑥After that, normal operation is controlled by following the feedback voltage of LED pins.
 - If the SS pin voltage reaches 4V or higher, the LED protection function will be activated to forcedly end the SS and FB equalizing circuit.


●OVP/SCP setting procedure (OVP Pin)

The OVP pin is an input pin for overvoltage protection and short circuit protection of DC/DC output voltage. The OVP pin is a high impedance type and no pull-down resistor inside, resulting in unstable potential in the open circuit state. To avoid this problem, be sure to make input voltage setting with the use of a resistive divider.

OVP detect setting equation

Assuming that voltage of VOUT rising abnormally and detecting OVP is "VOVP $_{\text{DET}}$ ", R1 and R2 setting will be made by the following equation.

$$R1 = R2[k\Omega] \times \frac{(VOVP_{DET}[V] - 3.0[V])}{3.0[V]} \quad [k\Omega]$$



OVP release setting equation

When R1 and R2 setting is determined by the equation shown above, OVP release voltage VOVP_{CAN} will be given by the following equation :

$$VOV_{CAN}^{p} = 2.8V \times \frac{(R[k\Omega] + R2[k\Omega])}{R2[k\Omega]}$$
 [V]

SCP detect setting

The SCP setting \(\bar{VSCP}_{DET} \) voltage is calculated as below when R1,R2 is decided above:

$$VSCP_{DET} = 0.1V \times \frac{(R1[k\Omega] + R2[k\Omega])}{R2[k\Omega]} \quad [V]$$

Timer latch function

This IC has a built-in timer latch counter to make setting of timer latch time by counting a clock frequency set with the RT pin.

oTimer latch time

The timer latch counter begins counting from the timing when any abnormal state is detected. The timer will be latched after a lapse of a period of time given by the following equation.

If the abnormal state continues even when PWM is set to Low level, the counter will not reset counting.

$$LATCH_{TIME} = 2^{15} \times \frac{R_{RT}}{1.5 \times 10^{10}} = 32768 \times \frac{R_{RT}[k\Omega]}{1.5 \times 10^7}[S] \qquad \begin{array}{c} \text{Here LATCH}_{\text{TIME}} = \text{A period of time, which the timer is latched} \\ R_{\text{RT}} = \text{RT pin connecting resistance} \end{array}$$

Protection time which described above is applied for LED OPEN protection, LED SHORT protection, SCP protection. OVP protection as below:

$$LATCH_{TIME} = 2^{18} \times \frac{R_{RT}}{1.5 \times 10^{10}} = 262144 \times \frac{R_{RT}[k\Omega]}{1.5 \times 10^{7}}[S]$$

Clock oscillation of timer latch uses DCDC clock. So timer latch time depend on unevenness of DCDC oscillation. In 150kHz, timer latch time is ±5% unevenness.

[Setting Example]

In LED OPEN protection, LED SHORT protection. SCP protection,

When RT resistance=100kohm, the timer latch time is

$$LATCH_{TIME} = 2^{15} \times \frac{R_{RT}}{1.5 \times 10^{10}} = 32768 \times \frac{100[k\Omega]}{1.5 \times 10^7} = 0.218 [S]$$

And OVP protection is

$$LATCH_{TIME} = 2^{18} \times \frac{R_{RT}}{1.5 \times 10^{10}} = 262144 \times \frac{100 [k\Omega]}{1.5 \times 10^7} = 1.75 [S]$$




Figure 13-1. Timing chart of LSP time latch

To prevent the miss detection there is 4 count interval of mask before starting the timer count at LED OPEN, SHORT and GND SHORT protection.

If PWM=H time is

PWM=H time < 4count · · · Not detect protection because it is in interval time

PWM=H time > 4count · · · Detect protection because it is out of interval time

Please verify enough to operate narrow PWM.




Figure 13-2. Timing chart of Timer count

Selection of DC/DC Components


OCP setting / DCDC component current tolerance selection guide

The OCP detection function that is one of the functions of the CS pin will stop the DC/DC converter operating if the CS pin voltage becomes larger than 0.4V.Consequently, it is needed to calculate a peak current flowing through the coil L and then review the resistance of RCS. Furthermore, a current tolerance for DC/DC components should be larger than that for peak current flowing through the coil L. The following describes the peak coil current calculation procedure, CS pin connection resistor RCS selection procedure, and DC/DC component current tolerance selection procedure.


oPeak coil current Ipeak calculation

Ripple voltage generated at the CS pin is determined by conditions for DC/DC application components first, Assuming the conditions as below:

「output voltage=VOUT[V]」
「LED total current=IOUT[A]」
「DCDC input voltage=VIN[V]」
「DCDC efficiency=η[%]」



$$I_{IN} = \frac{V_{OUT}[V] \times I_{OUT}[A]}{V_{IN}[V] \times \eta[\%]} \quad [A]$$



$$\Delta IL = \frac{(V_{OUT}[V] - V_{IN}[V]) \times V_{IN}[V]}{L[H] \times V_{OUT}[V] \times f_{SW}[Hz]} \quad [A]$$

As a result, the peak current Ipeak of IL is given by the following equation.

$$Ipeak = I_{IN}[A] + \frac{\Delta IL[A]}{2} \quad [A] \cdots (1)$$

oCS pin connection resistor RCS selection procedure

The current Ipeak flows into RCS to generate voltage. (See the timing chart shown to the right) The voltage VCSpeak is given by the following equation.

$$VCS_{peak} = Rcs \times Ipeak$$
 [V]

If VCSpeak voltage reaches 0.4V, DC/DC output will stop. Consequently, to select RCS resistance, the following condition should be met.

$$Rcs \times Ipeak[V] < 0.4[V]$$

oDC/DC component current tolerance selection procedure

locp current needed for OCP detection voltage CS to reach 0.4V is given by the following equation:

$$I_{OCP} = \frac{0.4[V]}{Rcs[\Omega]} \quad [A] \cdots (2)$$

The relation among Ipeak current (Equation (1)), locp current (Equation (2)), and Maximum current tolerance for component should meet the following equation.


$$I_{\it peak} < I_{\it OCP} < \,$$
 MAX current tolerance


DC/DC application components including FETs, inductors, and diodes should be selected so that the Equation shown above will be met.

In addition, it is recommended to use continuous mode in DCDC application. And the lower limit value of coil ripples current Imin so as to meet the following equation:

$$I \min = I_{IN}[A] - \frac{\Delta IL[A]}{2}[A] > 0$$

A failure to meet this condition is referred to as discontinuous mode and this failure may result in an inadequate rise in output voltage.





[Setting example]

Output=VOUT[V]=40V

LED 1ch current=120mA, total LED current IOUT[A]=120mA×6ch=0.72A

DCDC input voltage=VIN [V] =24V

DCDC efficiency=n[%]=90%

Mean input current IIN required for the whole system is given by the following equation:

$$I_{IN}[A] = \frac{V_{OUT}[V] \times I_{OUT}[A]}{V_{IN}[V] \times \eta[\%]} = \frac{40[V] \times 0.72[A]}{24[V] \times 0.9} = 1.33 \quad [A]$$

DCDC switching frequency=fsw[Hz]=200kHz

Inductor [H]=33µH

The inductor ripple current ΔIL [A] is given by the following equation:

$$\Delta IL = \frac{(V_{OUT}[V] - V_{IN}[V]) \times V_{IN}[V]}{L[H] \times V_{OUT}[V] \times f_{SW}[Hz]} = \frac{(40[V] - 24[V]) \times 24[V]}{33 \times 10^{-6}[H] \times 40[V] \times 200 \times 10^{3}[Hz]} = 1.45 \quad [A]$$

As a result, the peak current Ipeak of IL is given by the following equation.

$$Ipeak = I_{IN}[A] + \frac{\Delta IL[A]}{2}[A] = 1.33[A] + \frac{1.45[A]}{2} = 2.06[A]$$

When RCS resistance is set to 0.10hm, the VCS peak voltage will be given by the following equation:

$$VCS_{peak} = Rcs \times Ipeak = 0.1[\Omega] \times 2.06[A] = 0.206[V] < 0.4[V]$$

Consequently, the result meets the condition.

Furthermore, IOCP current at which OCP is detected is given by the following equation:

$$I_{OCP} = \frac{0.4[V]}{0.1[\Omega]} = 4.0 \quad [A]$$

So must select the component of about 5A in order to meet the above result.

$$I_{peak} < I_{OCP} < \text{Max. Current tolerance for component} = 2.06 [A] < 4.0 [A] < 5.0 [A]$$


<u>Particularly, To select DC/DC components, give consideration to IC variations as well as individual component variations, and then conduct thorough verification on practical systems..</u>

The lower limit value of coil ripple current lmin is given by the following equation, the component will not be put into discontinuous mode.


$$I \min = I_{IN}[A] - \frac{\Delta IL[A]}{2}[A] = 1.33[A] - 0.73[A] = 0.60[A] > 0$$

%For the selection of DC/DC components, please also consider the inaccuracy of each componentts.

oSelection of inductor L



The value of inductor has significant influence on the input ripple current. As shown by Equation (1), the larger the inductor and the higher the switching frequency, the inductor ripple current ΔIL becomes increasingly lower.



$$\Delta IL = \frac{(V_{OUT} - V_{IN}) \times V_{IN}}{L \times V_{OUT} \times f_{SW}} [A] \qquad (1)$$

Expressing efficiency as shown by Equation (2), peak input current is given as Equation (3).

$$\eta = \frac{V_{OUT} \times I_{OUT}}{V_{IN} \times I_{IN}} \qquad (2)$$

$$IL_{MAX} = I_{IN} + \frac{\Delta IL}{2} = \frac{V_{OUT} \times I_{OUT}}{V_{IN} \times \eta} + \frac{\Delta IL}{2} \qquad (3)$$

Here

 $\begin{array}{lll} L\!:\!Inductor\ value[H] & V_{OUT}\!:\!DC/DC\ output\ voltage[V] \\ V_{IN}\!:\!input\ voltage[V] & I_{OUT}\!:\!output\ total\ current[A] \\ I_{IN}\!:\!input\ current[A] & F_{SW}\!:\!Oscillation\ frequency[Hz] \\ \end{array}$


Basically, make setting of Δ IL to approximately 30% to 50% of the output load current

If a current in excess of the rated current of the inductor applies to the coil, the inductor will cause magnetic saturation, resulting in efficiency degradation.

Select an inductor with an adequate margin so that peak current will not exceed the rated current of the inductor.

X To reduce power dissipation from and increase efficiency of inductor, select an inductor with low resistance component (DCR or ACR).

∘Selection of output capacitor C_{OUT}



Select a capacitor on the output side taking into account the stability region of output voltage and equivalent series resistance necessary to smooth ripple voltage. Note that higher output ripple voltage may result in a drop in LED pin voltage, making it impossible to supply set LED current.

The output ripple voltage ΔV_{OUT} is given by Equation (4).

$$\Delta V_{OUT} = ILMAX \times R_{ESR} + \frac{1}{C_{OUT}} \times \frac{I_{OUT}}{\eta} \times \frac{1}{f_{SW}} [V] \qquad (4)$$

Here, $R_{\text{ESR}} = \text{Equivalent series resistance of } C_{\text{OUT}}$.

- Select capacitor ratings with an adequate margin for output voltage.
- To use an electrolytic capacitor, an adequate margin should be provided for permissible current. Particularly to apply PWM light modulation to LED, note that a current higher than the set LED current transiently flows.

Selection of switching MOSFET transistors

There will be no problem for switching MOSFET transistors having absolute maximum rating higher than rated current of the inductor L and VF higher than "C_{OUT}" breakdown voltage + Rectifier diode". However, to achieve high-speed switching, select transistors with small gate capacity (injected charge amount).

Note: Rated current larger than overcurrent protection setting current is recommended.

Note: Selecting transistors with low on resistance can obtain high efficiency.

Selection of rectifier diodes

Select Schottky barrier diodes having current capability higher than the rated current of the inductor L and inverse breakdown voltage higher that C_{OUT} breakdown voltage, particularly having low forward voltage VF.

oSelection of Load switch MOSFET and soft start function


In usual DC/DC converter, because there is no switching to a path leading from V_{IN} to V_{OUT} resulting in output voltage is also occurring even if IC is in OFF state. Please insert PMOSFET between V_{IN} and inductor if you want voltage to 0V until the IC starts to operate. In addition, FAIL pin can be used for driving load switch after confirmed the logic theory, and the breakdown voltage of drain-source needed to be selected larger than V_{IN} .

Furthermore, if you would like to make soft start function to load switch, please insert a condenser between Gate and Source.

Phase Compensation Setting Procedure

DC/DC converter application for current mode control includes one each of pole f_p (phase delay) by CR filer consisting of output capacitor and output resistor (i.e., LED current) and zero (phase lead) f_Z by the output capacitor and capacitor ESR.

Furthermore, the step-up DC/DC converter includes RHP zero " f_{ZRHP} " as the second zero. Since the RHP zero has phase delay (-90°) characteristics like the pole, the crossover frequency f_c should be set to not more than RHP zero.



i. Find Pole f_p and RHP zero f_{ZRHP} of DC/DC converter.

$$f_{_{p}} = \frac{I_{_{LED}}}{2\pi\times V_{_{OUT}}\times C_{_{OUT}}}[Hz] \qquad \qquad f_{_{ZRHP}} = \frac{V_{_{OUT}}\times (1-D)^2}{2\pi\times L\times I_{_{LED}}}[Hz]$$
 Here,
$$I_{_{LED}} = \text{LED Total current[A]}, \qquad D = \frac{V_{_{OUT}}-V_{_{IN}}}{V_{_{OUT}}}$$

ii. Find phase compensation to be inserted to error amplifier.(set f_c is 1/5 to f_{ZRHP})

$$R_{FB1} = \frac{f_{RHZP} \times R_{CS} \times I_{LED}}{5 \times f_p \times gm \times V_{OUT} \times (1 - D)} [\Omega] \qquad C_{FB1} = \frac{1}{2\pi \times R_{FB1} \times f_p} [F]$$
Here,
$$gm = 4.0 \times 10^{-4} [S]$$

iii. Find zero used to compensate ESR (R_{ESR}) of C_{OUT} (electrolytic capacitor).

$$C_{FB2} = \frac{R_{ESR} \times C_{OUT}}{R_{FB1}} [F]$$

*Even if a ceramic capacitor (R_{ESR} of the order of milliohms) for C_{OUT}, it is recommended to insert C_{FB2} for stable operation.

To improve transient response, it is necessary to increase R_{FB1} and reduce C_{FB1} . However, this improvement reduces a phase margin. To avoid this problem, conduct thorough verification, including variations in external components, on practical systems.

●The setting of REG75 capacity and shutdown procedure

VOUT discharge function is built-in this IC when IC is shutdowned, the below decribes the operation sequence.




Figure 14. Timing chart of shutdown

o Explanation of shutdown sequence

- ①Set STB pin to "OFF" will stops DC/DC converter and REG75, but LED driver will remain operation.
- ②Discharge the REG75 pin voltage from 7.5V to 4.0V with $1M\Omega$.
- 3The VOUT voltage will be discharged with ILED current and the discharged VOUT voltage is no flow ILED current.
- (4) When REG75 pin voltage will reach 4.0V (Typ.) or less to shut down all systems


oREG75 capacitance setting procedure

The shutdown time "T_{OFF}" can be calculated by the following equation.

$$T_{_{OFF}}[sec] = C_{_{REG}}[F] \cdot R_{_{REG}}[\Omega] \cdot In \frac{REG75_{_{t=0}}[V]}{REG75_{_{UVIO}}[V]} = C_{_{REG}}[F] \cdot 1[M\Omega] \cdot In \frac{7.5[V]}{4.0[V]} = 628.6 \cdot 10^{^{3}} \cdot C_{_{REG}}[sec]$$

The longest VOUT discharge time will be obtained when the PWM duty cycle is set to the minimum VOUT. Make REG capacitance setting with an adequate margin so that systems will be shut off after VOUT voltage is fully discharged.

Timing Chart



OList of Protection Functions

OList of protection detecting condition

Protection	Detection	Detec	tion condition	า	Release		Protection
names	pin	Detection pin condition	PWM	SS	condition	Timer	type
LED OPEN	BSx	BSx < 0.1V	H(Pulse over 4CLK)	SS>4.0V	BSx > 0.1V	2 ¹⁵ count	Latch(Only
LED OPEN	CLx	CLx < 0.1V	H(Pulse over 4CLK)	SS>4.0V	CLx > 0.1V	2 Count	detected ch)
LED SHORT	BSx	BSx > 9V	H(Pulse over 4CLK)	SS>4.0V	BSx < 9V	2 ¹⁵ count	Latch(Only detected ch)
LED GND SHORT	BSx	BSx < 0.1V	H(Pulse over 4CLK)	SS>4.0V	BSx > 0.1V	2 ¹⁵ +2 ⁷ coun t	Latch
RT GND SHORT	RT	Under RT x90%	-	-	Canceled RT=GND State	Immediatel y detect	Auto-restart
VCC UVLO	VCC	VCC < 7.2V	-	1	VCC>7.5V	Immediatel y detect	Auto-restart
REG75 UVLO	REG75	REG75 < 4.0V	-	1	REG75>4.5V	Immediatel y detect	Auto-restart
OVP	OVP	OVP>3.0V	-	-	OVP<2.8V	2 ¹⁸ count	Latch
SCP	OVP	OVP < 0.1V	-	-	OVP > 0.1V	2 ¹⁵ count	Latch
ОСР	CS	CS>0.4V	-	-	CS<0.4V	Immediatel y detect	Pulse by Pulse

[•] To clear the latch type, STB should be set to "L" once, and then to "H".

OList of protection detecting operation

Protection	Operation when the hysteresis type protection is detected							
Functions	DC/DC	LED Driver	Soft start	RT pin				
LED OPEN	Stops operating	Only detected LED stops	Low after all ch	Low after all ch				
LED OPEN	after CP counting	operating after CP counting	Latch	Latch				
LED SHORT	Stops operating	Only detected LED stops	Low after all ch	Low after all ch				
LED SHOKI	after CP counting	operating after CP counting	Latch	Latch				
LED GND	Stops operating	Stops operating after CP	Discharge after	Low after CP				
SHORT	after CP counting	counting	CP counting	counting				
RT GND	Instantaneously	Instantaneously stops	Not discharged					
SHORT	stops operating	operating	Not discharged	-				
VCC UVLO	Instantaneously	Instantaneously stops	Discharge	Normal aparation				
VCC UVLO	stops operating	operating	Discharge	Normal operation				
REG75 UVLO	Instantaneously	Instantaneously stops	Discharge	Normal operation				
REG/5 UVLO	stops operating	operating	Discharge	Normal operation				
OVP	Instantaneously	Stops operating after CP	Discharge after	Low after CP				
OVP	stops operating	counting	CP counting	counting				
SCP	N output stops	Stops operating after CP	Discharge after	Low after CP				
307	in output stops	counting	CP counting	counting				
OCP	Limits duty cycle	Normal operation	Not discharged	Normal operation				

<Example>

Case FOSC=150kHz

○LED OPEN,LED SHORT,SCP

32768count→Latch after 218.5msec

oLED GND SHORT

32896count→Latch after 219.3msec

 \circ OVP

262144count→Latch after 1.748sec

∘Soft Start time

12480count → 83.2msec


[•] The count of Timer means "1count=1duty of switching frequency."

OTiming of Error detection

This IC is individual Latch OFF. Therefore, Error detection is every channel.


The detection timing of LED OPEN, SHORT and GND SHORT Protection is different with PWM Duty or Timing of Error state as follows:

(A). Other channels will be in Error states within 4counts of internal CLK. [When PWM=100%]




XError detection is same timing.

(B). Other channels will be in Error states after 4counts of internal CLK. [When PWM=100%]



XError detection is only first Error state channel.

(C). Other channels will be in Error states after 4counts of internal CLK. [When except PWM=100%]



**First Error state channel is Latch OFF. Then, the detection of the following channel can detect whenever the new edge of PWM comes. Finally, all Error state channels are Latch off.

Operational Notes

1. Reverse Connection of Power Supply

Connecting the power supply in reverse polarity can damage the IC. Take precautions against reverse polarity when connecting the power supply, such as mounting an external diode between the power supply and the IC's power supply terminals.

2. Power Supply Lines

Design the PCB layout pattern to provide low impedance supply lines. Separate the ground and supply lines of the digital and analog blocks to prevent noise in the ground and supply lines of the digital block from affecting the analog block. Furthermore, connect a capacitor to ground at all power supply pins. Consider the effect of temperature and aging on the capacitance value when using electrolytic capacitors.

3. Ground Voltage

Ensure that no pins are at a voltage below that of the ground pin at any time, even during transient condition.

4. Ground Wiring Pattern

When using both small-signal and large-current ground traces, the two ground traces should be routed separately but connected to a single ground at the reference point of the application board to avoid fluctuations in the small-signal ground caused by large currents. Also ensure that the ground traces of external components do not cause variations on the ground voltage. The ground lines must be as short and thick as possible to reduce line impedance.

5. Thermal Consideration

Should by any chance the power dissipation rating be exceeded the rise in temperature of the chip may result in deterioration of the properties of the chip. The absolute maximum rating of the Pd stated in this specification is when the IC is mounted on a 70mm x 70mm x 1.6mm glass epoxy board. In case of exceeding this absolute maximum rating, increase the board size and copper area to prevent exceeding the Pd rating.

6. Recommended Operating Conditions

These conditions represent a range within which the expected characteristics of the IC can be approximately obtained. The electrical characteristics are guaranteed under the conditions of each parameter.

7. Inrush Current

When power is first supplied to the IC, it is possible that the internal logic may be unstable and inrush current may flow instantaneously due to the internal powering sequence and delays, especially if the IC has more than one power supply. Therefore, give special consideration to power coupling capacitance, power wiring, width of ground wiring, and routing of connections.

8. Testing on Application Boards

When testing the IC on an application board, connecting a capacitor directly to a low-impedance output pin may subject the IC to stress. Always discharge capacitors completely after each process or step. The IC's power supply should always be turned off completely before connecting or removing it from the test setup during the inspection process. To prevent damage from static discharge, ground the IC during assembly and use similar precautions during transport and storage.

9. Inter-pin Short and Mounting Errors

Ensure that the direction and position are correct when mounting the IC on the PCB. Incorrect mounting may result in damaging the IC. Avoid nearby pins being shorted to each other especially to ground, power supply and output pin. Inter-pin shorts could be due to many reasons such as metal particles, water droplets (in very humid environment) and unintentional solder bridge deposited in between pins during assembly to name a few.

Operational Notes - continued

10. Unused Input Terminals

Input terminals of an IC are often connected to the gate of a MOS transistor. The gate has extremely high impedance and extremely low capacitance. If left unconnected, the electric field from the outside can easily charge it. The small charge acquired in this way is enough to produce a significant effect on the conduction through the transistor and cause unexpected operation of the IC. So unless otherwise specified, unused input terminals should be connected to the power supply or ground line.

11. Regarding the Input Pin of the IC

This monolithic IC contains P+ isolation and P substrate layers between adjacent elements in order to keep them isolated. P-N junctions are formed at the intersection of the P layers with the N layers of other elements, creating a parasitic diode or transistor. For example (refer to figure below):

When GND > Pin A and GND > Pin B, the P-N junction operates as a parasitic diode.

When GND > Pin B, the P-N junction operates as a parasitic transistor.

Parasitic diodes inevitably occur in the structure of the IC. The operation of parasitic diodes can result in mutual interference among circuits, operational faults, or physical damage. Therefore, conditions that cause these diodes to operate, such as applying a voltage lower than the GND voltage to an input pin (and thus to the P substrate) should be avoided.




Figure 15. Example of monolithic IC structure

12. Ceramic Capacitor

When using a ceramic capacitor, determine the dielectric constant considering the change of capacitance with temperature and the decrease in nominal capacitance due to DC bias and others.

13. Area of Safe Operation (ASO)

Operate the IC such that the output voltage, output current, and power dissipation are all within the Area of Safe Operation (ASO).

14. Thermal Shutdown Circuit(TSD)

This IC has a built-in thermal shutdown circuit that prevents heat damage to the IC. Normal operation should always be within the IC's power dissipation rating. If however the rating is exceeded for a continued period, the junction temperature (Tj) will rise which will activate the TSD circuit that will turn OFF all output pins. When the Tj falls below the TSD threshold, the circuits are automatically restored to normal operation.

Note that the TSD circuit operates in a situation that exceeds the absolute maximum ratings and therefore, under no circumstances, should the TSD circuit be used in a set design or for any purpose other than protecting the IC from heat damage.

15. Over Current Protection Circuit (OCP)

This IC incorporates an integrated overcurrent protection circuit that is activated when the load is shorted. This protection circuit is effective in preventing damage due to sudden and unexpected incidents. However, the IC should not be used in applications characterized by continuous operation or transitioning of the protection circuit.

Status of this document

The Japanese version of this document is formal specification. A customer may use this translation version only for a reference to help reading the formal version.

If there are any differences in translation version of this document formal version takes priority