



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



LED driver series for LCD back light

White LED driver for medium sized and large sized LCD back light

BD9470AEFV · BD9470AFM

●General Description

BD9470AEFV and BD9470AFM are high efficiency driver for white LED. They are designed for large sized LCD. BD9470AEFV and BD9470AFM are built-in DCDC converter that supply appropriate voltage for light source.

BD9470AEFV and BD9470AFM are also built-in protection function for abnormal state such as OVP: over voltage protection, OCP: over current limit protection of DCDC, SCP: short circuit protection, open detection of LED string.

Thus they are used for conditions of large output voltage and load conditions.

●Features

- 6ch LED constant current driver
- LED maximum output current 250mA
- Individual PWM dimming modulation allowed for LEDs
- $\pm 2\%$ LED current accuracy (when each LED is set to 130mA)
- Built-in LED feedback voltage automatic adjustment circuit according to LED current
- Built-in start-up circuit independent of PWM light modulation
- built-in VOUT · FB voltage maintenance function when PWM=Low (0%)
- Built-in LED current stabilization circuit while scanning operation is performed
- Built-in VOUT discharge circuit while shutdown
- Built-in LED protection (OPEN / SHORT protection)
- Individual detection and individual LED OFF for both open and short circuit
- Adjustable LED short-circuit protection threshold
- PWM-independent LED protection
- VOUT over voltage protection (OVP) and reduced voltage protection (SCP) circuit
- Built-in failure indication function
- Built-in ISET pin short-circuit protection circuit

●Key Specifications

- VCC supply Voltage range: 9.0V~35.0V
- LED minimum output current: 40mA
- LED maximum output current: 250mA
- DCDC oscillation frequency: 150KHz(RT=100Kohm)
- Operation circuit current: 6mA(typ.)
- Operating temperature range: -40°C~85°C

●Applications

- LED driver for TV, monitor and LCD back light

●Package

HSOP-M28
HTSSOP-B28

W (Typ.) x D(Typ.) x H(Max.)
18.50mm x 9.90mm x 2.41mm
9.70mm x 6.40mm x 1.00mm



Figure 1. HSOP-M28




Figure 2. HTSSOP-B28

●Typical Application Circuit




Figure 3. Typical Application Circuit

1. Specification for BD9470AEFV · BD9470AFM

● Absolute Maximum Ratings (Ta=25°C)

Parameter	Symbol	Rating	unit
OVP Detect Voltage (DCDC Stop)	VCC	-0.3~36	V
LED1~6 pin voltage	LED1~6	-0.3~40	V
STB · FAIL · UVLO · OVP pin voltage	STB,FAIL,UVLO,OVP	-0.3~36	V
ISET · FB · SS · CS · N · REG58 · RT pin voltage	ISET · FB · SS · CS · N · REG58 · RT	-0.3~7	V
PWM1~6 · LSP	PWM1~6 · LSP	-0.3~16	V
Power dissipation (HSOP-M28)*1	Pd	5208	mW
Power dissipation (HTSSOP-B28)*2	Pd	4700	mW
Operating temperature range	Topr	-40~+85	°C
Storage temperature range	Tstg	-55~+150	°C
Maximum junction temperature	Tjmax	+150	°C

*1 Decreases -41.7mW/°C at Ta=25°C or higher (When mounting a four-layer 70.0mmx70.0mmx1.6mm board)

*2 Decreases -37.6mW/°C at Ta=25°C or higher (When mounting a four-layer 70.0mmx70.0mmx1.6mm board)

● Recommended Operating Ratings

Parameter	Symbol	Rating	unit
Supply voltage	VCC	9.0 ~ 35.0	V
LED1-4 pin minimum output current	ILED_MIN	40	mA*1
LED1-4 pin maximum output current	ILED_MAX	250	mA*1*2*3
LSP input voltage range	VLSP	0.3~2.5	V
DC/DC oscillation frequency	fsw	100 ~ 500	kHz
Min. on-duty for PWM light modulation	PWM_MIN	30	µS

*1 The amount of current per channel

*2 If LED makes significant variations in its reference voltage Vf, the driver will increase power dissipation, resulting in a rise in package temperature. To avoid this problem, design the board with thorough consideration given to heat radiation measures.

*3 The LED current can be set up to 250mA

● Pin Configuration (TOP VIEW)




Figure 4. Pin Configuration (TOP VIEW)

● Outline Dimension Diagrams/Sign Diagrams




Figure 5. Outline Dimension Diagrams/Sign Diagrams

Contents

1. Specification for BD9470AEFV · BD9470AFM	P2~P9
● Absolute Maximum Ratings	P2
● Recommended Operating Ratings	P2
● Pin Configuration	P2
● Outline Dimension Diagrams/Sign Diagrams	P2
● Electrical Characteristics	P4,P5
● Pin Numbers, Names, and Functions	P6
● External Component Recommended Range	P6
● Internal Equivalent Circuit Diagrams	P7
● Block Diagram	P8
● Characteristic data	P8,P9
2. Understanding BD9470AEFV · BD9470AFM	P10~P12
● Pin Functions	P10~P12
3. Application of BD9470AEFV · BD9470AFM	P13~P32
3.1 BD9470AEFV, BD9470AFM examination for application	P13~P27
● Start-up and SS capacity setting explanation	P13,P14
● The setting of REG58 capacity and shutdown procedure	P15
● VCC series resistance setting procedure	P16
● The necessity for holding output voltage and FB voltage while PWM=Low	P17,P18
● Explanation of VOUT(OVP) voltage holding function when PWM=Low	P19,P20
● FB current Source mode · Sink/Source mode	P21,P22
● LED Current setting	P23
● DC/DC converter drive frequency setting	P23
● UVLO setting procedure	P24
● OVP/SCP setting method	P25
● LSP setting procedure	P26
● Timer latch function	P27
3.2 Selection of DCDC components	P28~P30
● OCP setting procedure/DCDC component current tolerance selection procedure	P28,P29
● Selection of Inductor L	P30
● Selection of switching MOSFET transistors	P30
● Selection of rectifier diodes	P30
3.3 Timing chart	P31
3.4 List of protection function	P32
4. Caution on use	P33
5. Ordering Information	P34
6. Revision history	P35

●Electrical Characteristics (unless otherwise specified, Ta = 25°C, VCC=24V)

Parameter	Symbol	Specification			unit	Condition
		Min	Typ	Max		
【Whole Device】						
Operation Circuit	Icc	—	5.5	8.5	mA	STB=3V, PWM1-6=3.3V
Standby current	IST	—	40	80	μA	STB=0V
【UVLO Block】						
Operating voltage (VCC)	VUVLO_VCC	6.5	7.5	8.5	V	VCC=SWEEP UP
Hysteresis voltage (VCC)	VUHYS_VCC	150	300	600	mV	VCC=SWEEP DOWN
UVLO release voltage	VUVLO_U	2.88	3.00	3.12	V	VUVLO=SWEEP UP
UVLO hysteresis voltage	VUHYS_U	250	300	350	mV	VUVLO=SWEEP DOWN
UVLO pin leakage current	UVLO_LK	-2	0	2	μA	VUVLO=4V
【DC/DC Block】						
Error amp. Reference voltage (Min)	VLED	0.36	0.40	0.44	V	LEDx Terminal ILEDx = 40mA
Error amp. basic voltage (ILED=130mA)	VLED	0.428	0.450	0.472	V	LEDx Terminal ILEDx = 130mA
Oscillation frequency	FCT	142.5	150	157.5	KHz	RT=100kohm
Max. duty cycle of output N	NMAX_DUTY	90	95	99	%	RT=100kohm
RT short protection range	RT_DET	-0.3	-	VRT×90%	V	RT=SWEEP DOWN
On resistance on N pin source side	RONSO	1.5	3	6	Ω	
On resistance on N pin sink side	RONSI	1.5	3	6	Ω	
RT pin voltage	VRT	1	1.5	2	V	RT=100kohm
SS pin source current	ISSSO	-2.6	-2.0	-1.4	μA	VSS=2V
Soft start completion voltage	VSS_END	3.52	3.70	3.88	V	SS=SWEEP UP
FB source current	IFBSO	-115	-100	-85	μA	VLED=0V, VFB=1.0V
FB sink current	IFBSI	70	100	130	μA	VLED=5.0V(ALL_CH), VFB=1.0V, VSS=4V
FB source mode SS pin input voltage range	FB_SO_SS	4.9	-	-	V	SS=SWEEP UP
FB sink/source mode SS pin input voltage range	FB_SOSI_SS	3.9	-	4.4	V	SS=SWEEP DOWN
Over current detect voltage	VCS	372	400	428	mV	CS=SWEEP UP
CS source current	ICS	15	30	60	μA	VCS=0V
【DC/DC protection Block】						
OVP Detect Voltage (DCDC Stop)	VOVP	2.90	3.00	3.10	V	VOVP SWEEP UP
OVP protection timer release	VOVP_CAN	VOVP-0.14	VOVP-0.1	VOVP-0.04	V	VOVP SWEEP DOWN
Short protection detect voltage	VSCP	0.05	0.1	0.15	V	VOVP SWEEP DOWN
OVP pin leakage current	OVP_LK	-2	0	2	μA	VOVP=4V

●Electrical Characteristics (unless otherwise specified, Ta = 25°C, VCC=24V)

Parameter	Symbol	Specification			unit	Condition
		Min	Typ	Max		
【LED Driver Block】						
LEDx pin current accuracy1	Δ ILED1	-2	-	2	%	ILED=130mA
LEDx pin current accuracy2	Δ ILED2	-2.5	-	2.5	%	ILED=150mA
LEDx pin leakage current	Δ ILED3	-3.5		3.5	%	ILED=250mA
ISET pin voltage	ILLED	-0.8	-	0.8	uA	STB=H, PWMx=L,
LEDx pin current accuracy1	VISET	1.3	1.5	1.7	V	RISET=30kΩ
【LED protection Block】						
ISET short circuit protection range	ISET_DET	-0.3	-	VISET×90%	V	ISET=SWEEP DOWN
LEDxSHORT protection voltage	VLSP	8.5	9	9.5	V	LEDx=SWEEPUP, LSP=OPEN
LSP pin resistive divider(Higher R)	RULSP	1860	3100	5580	kΩ	LSP=0V
LSP pin resistive divider(Lower R)	RDLSP	540	900	1620	kΩ	LSP=4V
LEDx OPEN detect voltage	VOPEN	0.15	0.20	0.25	V	LEDx=SWEEP DOWN
【REG58 Block】						
REG58 output voltage 1	REG58_1	5.742	5.8	5.858	V	IO=0mA
REG58 output voltage 2	REG58_2	5.713	5.8	5.887	V	IO=-15mA
REG58 max output current	IREG58	15	—	-	mA	
REG58_UVLOdetect voltage	REG58_TH	2.1	2.4	2.7	V	STB=ON REG58=SWEEP DOWN
REG58_UVLO Hysteresis	REG58_HYS	100	200	400	mV	STB=ON->OFF REG58=SWEEP DOWN
REG58 Discharge current	REG58_DIS	3.0	5.0	7.0	uA	STB=ON->OFF REG58=4V
【STB Block】						
STB pin HIGH voltage	STBH	2	-	35	V	STB=SWEEP UP
STB pin LOW voltage	STBL	-0.3	-	0.8	V	STB=SWEEP DOWN
STB pin Pull Down resistance	RSTB	600	1000	1800	kΩ	VSTB=3.0V
【PWM Block】						
PWMx pin HIGH voltage	PWM_H	1.5	-	15	V	PWM x =SWEEP UP
PWMx pin LOW voltage	PWM_L	-0.3	-	0.8	V	PWM x =SWEEP DOWN
PWMx pin Pull Down resistance	RPWM	1200	2000	3600	kΩ	PWM x =3.0V
【FAIL Block (OPEN DRAIN)】						
FAIL Pin Ron	RFAIL	250	500	1000	Ω	VFAIL=1.0V
FAIL Pin Leakage current	ILFAIL	-2	0	2	μA	VFAIL=5V

● Pin Numbers/Names/Functions

Pin No. HSOP-M28	Pin Name HTSSOP-B28	Symbol	Function
1	8	ISET	LED current setting resistor connection pin
2	9	PWM1	PWM light modulation signal input pin for LED1
3	10	PWM2	PWM light modulation signal input pin for LED2
4	11	PWM3	PWM light modulation signal input pin for LED3
5	12	PWM4	PWM light modulation signal input pin for LED4
6	13	PWM5	PWM light modulation signal input pin for LED5
7	14	PWM6	PWM light modulation signal input pin for LED6
8	15	GND	Ground pin for analog block
9	16	FAIL	Error detection output pin
10	17	OVP	Overvoltage protection detection pin
11	18	LED6	LED output 6
12	19	LED5	LED output 5
13	20	LED4	LED output 4
14	21	LED_GND	Ground pin for LED
15	22	LED3	LED output 3
16	23	LED2	LED output 2
17	24	LED1	LED output 1
18	25	UVLO	Detection pin for Under voltage Lockout prevention
19	26	LSP	LED short-circuit protection voltage setting pin
20	27	STB	Enable pin
21	28	VCC	Power supply pin
22	1	REG58	5.8V regulator output pin / Shutdown timer pin
23	2	CS	DC/DC output current detection pin OCP detection pin
24	3	N	DC/DC switching output pin
25	4	DCDC_GND	DC/DC GND pin
26	5	RT	DCDC Drive frequency setting connection pin
27	6	FB	Error Amp output pin
28	7	SS	Slow start/ LED protection masking time setting pin

● External Component Recommended Range

Parameter	Symbol	Specification	unit
VCC pin connecting capacity	CVCC	0.1 ~ 100	μF
VCC pin connecting resistance	RVCC	0 ~ *1	kΩ
REG58 pin connecting capacity	C_REG	1.0~470	μF
Soft start setting capacity	CSS	0.001~1.0	μF
RT pin connection resistance range	RRT	30~150	kΩ
ISET pin connecting resistance range	RISET	12.16~75	kΩ

The operating conditions listed above are constants for the IC alone. To make constant setting with practical set devices, utmost attention should be paid.

*1 Please refer to [3.2 function explanation and selection of external components for this selection of VCC series resistance.

● Internal Equivalent Circuit Diagrams




Figure 6. Internal Equivalent Circuit Diagrams

● Block Diagram




Figure 7. Block Diagram

● Characteristic data(reference date)




Figure 8. ICC[mA] vs VCC[V]




Figure 9. REG58[V] vs VCC[V]




Figure 10. ILED[mA] vs Temp[°C]




Figure 11. IFB[µA] vs LEDx[V]
(@ILED=130mA)




Figure 12. ILEDx[mA] vs Riset[kohm]




Figure 13. FCT [kHz] vs RRT[kohm]

2. Understanding BD9470AEFV · BD9470AFM

● Pin Functions

○ ISET (HTSSOP-B28:8PIN/HSOP-M28 : 1PIN)

The ISET pin is a resistor value of output current setting. The output current ILED vary in inverse proportion to resistor value. The relation of the output current ILED and ISET pin connecting resistor RSET are as below.

$$R_{ISET} = \frac{3000}{I_{LED}[mA]} [k\Omega]$$

However, current setting range is from 40mA to 150mA.
And the setting of ISET resistor is below at using 150mA to 250mA.

$$R_{ISET} = 2653 \times (I_{LED}[mA])^{-0.9753} [k\Omega]$$

ILED(mA)	150	160	170	180	190	200	210	220	230	240	250
RSET(kohm)	20.00	18.80	17.72	16.76	15.90	15.12	14.42	13.78	13.19	12.66	12.16

For a setting example, please refer to '3.1 application explanation / LED current setting'.
When the RSET is shorted and the ISET pin is grand shorted, the LED current is OFF and the FAIL=OPEN(abnormal signal) to prevent flowing a large current to LED pin when it becomes less than VISET × 0.90V(typ).
When the ISET pin back to normal state the LED current return to former system, too and the FAIL=GND(normal signal).
It prepare automatically to suitable LED feedback voltage that can output LED current set by ISET pin.
In short LED feedback voltage is dropped when the LED current is small and the IC heating is held automatically.
In case of a large current is needed, raise the LED pin feedback voltage. And it adjust automatically to LED pin voltage that can be flow large LED current.
The calculation is as below.

$$V_{LED} = 3.462 \times I_{LED} [A] [V]$$

The LED feedback voltage (VLED) is clamped to 0.4V(typ.) when the LED current (ILED) is less than 115.6mA.

○ PWM1-6 (HTSSOP-B28:9,10,11,12,13,14PIN / HSOP-M28 : 2,3,4,5,6,7PIN)

The ON/OFF pin for LED driver. Light can be modulated by changing the duty cycle through the direct input of a PWM light modulation signal in each PWM pin.

The high and low voltage levels of PWM_x pins are as listed in the table below.

State	PWMxvoltage
LED ON state	PWMx=1.5V~15.0V
LED OFF state	PWMx= - 0.3V~0.8V

The sequence of STB/PWM for start-up, please input PWM signal before STB or the same timing STB=PWM=ON.

○ GND (HTSSOP-B28:15PIN / HSOP-M28 : 8PIN)

IC internal analog GND pin.

○ FAIL (HTSSOP-B28:16PIN / HSOP-M28 : 9PIN)

FAIL signal output pin (OPEN DRAIN).Internal NMOS will become OPEN while abnormal is detected.

State	FAILoutput
Normal	GND
Abnormal(After Timer Latch)	OPEN Level

○ OVP (HTSSOP-B28:17PIN / HSOP-M28 : 10PIN)

The OVP pin is an input pin for overvoltage protection and short circuit protection of DC/DC output voltage. If over voltage is detected, the OVP pin will stop the DC/DC converter conducting step-up operation. If Vout was increased by abnormality, timer is set while OVP>2.9V(typ.).when it comes to OVP>3.0V, timer will ON at the same time and to stop DCDC. Although Counter will be stopped when OVP<2.9V during counting time, in the state of OVP>2.9V, when internal counter completed 2¹⁸count (262152 count), the system will be latched.

When the short circuit protection (SCP) function is activated, the DC/DC converter will stop operation, and then the timer will start counting, after 2¹⁶ count (65536 count), DCDC and LED driver will stop and latch.

The OVP pin is of the high impedance type and involves no pull-down resistor, resulting in unstable potential in the open-circuit state. To avoid this problem, be sure to make input voltage setting with the use of a resistive divider or otherwise. OVP pin will be feedback pin when PWM=L. Also, this pin will hold OVP voltage at that time when switch PWM = H to L.

For setting example, refer to information in "3.4 Selection of External Components-OVP/SCP setting procedure
OVP Voltage keep internal IC with PWM=Low timing, and VOUT voltage can hold by using copied OVP voltage while PWM=Low.(The OVP keep voltage range is 0~3V, 30steps).For setting example, refer to information in "3.2 Selection of External Components", "Explanation of VOUT(OVP) voltage holding function when PWM=Low"

○LED1-6 (HTSSOP-B28:18,19,20,22,23,24PIN / HSOP-M28 : 11,12,13,15,16,17PIN)

LED constant current output pins. Current value setting can be made by connecting a resistor to the ISET pin.

For the current value setting procedure, refer to the description of "ISET pin".

If any of the LED pins is put in an abnormality state (short circuit mode, open circuit mode, ground short mode), the relevant protection function will be activated.

• LED pin short circuit protection function (LSP)

When any LED is in short state (more than LED=9.0V(typ)) the LED SHORT is detected.

After abnormal detection, the timer count starts. The LED that is abnormal detection after 2¹⁶ count is stopped and other LED driver operates normally.

• LED pin open circuit protection function (LOP)

If any of the LED pins becomes open-circuited (0.2V (Typ.) or less), LED_OPEN will be detected. When this error is detected, the timer will start counting, When it completes counting the preset period of time, only LED driver that detected the error will stop operation and other LED driver will conduct normal operation.

• LED GND_SHORT protection function

When any LED pin is GND shorted the LED pin becomes less than 0.20V and the pin is latched because of LED_OPEN detection. After that, the LED pin is pull upped by inner supply but it continues less than 0.2V state in grand shorted. After detecting timer of open state, if the grand shorted (open) state continues 2⁷ counts all systems are latched.

To prevent the miss detection there is 4 count interval of mask before starting the timer count.

If PWM=H time is

PWM=H time < 4count · · · Not detect protection because it is in interval time

PWM=H time > 4count · · · Detect protection because it is out of interval time

Please verify enough to operate narrow PWM.




Figure 14. Timing chart of timer count

○LED_GND (HTSSOP-B28:21PIN / HSOP-M28 : 14PIN)

The LED_GND pin is a power ground pin used for the LED driver block.

○UVLO (HTSSOP-B28:25PIN / HSOP-M28 : 18PIN)

This pin is used to for step-up DC/DC converter. When UVLO pin voltage reaches 3.0V (Typ.) or more, IC will initiate step-up operation. If it reaches 2.7V (Typ.) or less, the IC will stop the step-up operation.

The UVLO pin is of the high impedance type and involves no pull-down resistor, resulting in unstable potential in the open-circuited state. To avoid this problem, be sure to make input voltage setting with the use of a resistive divider or otherwise.

For calculation examples, refer to information in '3.1 application explanation/UVLO setting procedure'

○LSP (HTSSOP-B28:26PIN / HSOP-M28 : 19PIN)

The setting pin for detection voltage of LED short circuit protection. The LED short circuit detection voltage is set to 9V (Typ.) with the LSP pin being in the open-circuited state. However, making a change to the LSP pin input voltage will allow the threshold for LED short circuit protection to be changed.

The relation between the LSP pin voltage and the LED short circuit protection detection voltage is given by the following equation.

$$VLSP_{SHORT} = \frac{VLED_{SHORT}}{10} \quad [V]$$

Here LED_{SHORT}: LED detection voltage
VLSP: LSP setting voltage

LSP pin input voltage setting should be made in the range of 0.3V to 2.5V.

For setting example, refer to information in '3.1 application explanation/LSP setting procedure'

OSTB (HTSSOP-B28:27PIN / HSOP-M28 : 20PIN)

The pin is used to ON/OFF the IC and allowed for use to reset the IC from shutdown.

The IC state is switched between ON and OFF state according to voltages input in the STB pin. Avoid using the STB pin between two states (0.8 to 2.0V).

Input sequence of STB/PWM for startup, please input PWM before STB or at the same timing.

While in shutdown mode, the timer keeps counting until the IC is completely shut down. For details of shutdown operation, refer to information in '3.1 application explanation/ the setting of REG58 capacity and shutdown procedure'

OVCC (HTSSOP-B28:28PIN / HSOP-M28 : 21PIN)

IC power supply pin. Input range is 9~35V.

VCC pin voltage reaches 7.5V (Typ.) or more, the IC will initiate operation. If it reaches 7.2V (Typ.) or less, IC will be shut down.

OREG58 (HTSSOP-B28:1PIN / HSOP-M28 : 22PIN)

The REG pin is used in the DC/DC converter driver block to output 5.8V voltage. The maximum operating current is 15mA. Using the REG pin at a current higher than 15mA can affect the N pin output pulse, causing the IC to malfunction and leading to heat generation of the IC itself. To avoid this problem, it is recommended to make load setting to the minimum level.

In addition, The REG58 pin is also allowed for use as discharge timer for DC/DC output capacitance.

For details, refer to information in '3.1 application explanation/ the setting of REG58 capacity and shutdown procedure'

OCS (HTSSOP-B28:2PIN / HSOP-M28 : 23PIN)

The CS pin has the following two functions.

1. DC/DC current mode current feed Back function

Current flowing through the inductor is converted into voltage by the current sensing resistor RCS which connected to CS pin and this voltage is compared with voltage set with the error amplifier to control the DC/DC output voltage.

2. Inductor current limit function (OCP pin)

The CS pin also incorporates the overcurrent protection (OCP) function. If the CS pin voltage reaches 0.4V (Typ.) or more, switching operation will be forcedly stopped.

For detailed explanation, Please refer to information in "3.2 Selection of DC/DC Components-OCP setting procedure / DC/DC component current tolerance selection procedure".

ON (HTSSOP-B28:3PIN / HSOP-M28 : 24PIN)

The N pin is used to output power to the external NMOS gate driver for the DC/DC converter in the amplitude range of approximately 0 to 5.8V. Frequency setting can be adjusted by a resistor connected to the RT pin. For details of frequency setting, refer to the description of the RT pin.

ODCDC_GND (HTSSOP-B28:4PIN / HSOP-M28 : 25PIN)

The DCDC_GND pin is a power ground pin for the driver block of the output pin N.

ORT (HTSSOP-B28:5PIN / HSOP-M28 : 26PIN)

The RT pin is used to connect a DC/DC frequency setting resistor. DC/DC drive frequency is determined by connecting the RT resistor.

•Relationship between Drive frequency and RT resistance (Ideal)

$$R_{RT} = \frac{15000}{f_{SW} [kHz]} [k\Omega]$$

However, drive frequency setting is limited in the range of 100 kHz to 500kHz.

For calculation, refer to information in '3.1 application explanation/ DC/DC converter drive frequency setting'

When it reaches under $V_{RT} \times 0.90V$ (typ), DCDC operation will be stopped in order to prevent from high speed oscillation when the RT resistance is shorted to GND. And when RT pin returns to normal state, DCDC also returns to operation.

OFB (HTSSOP-B28:6PIN / HSOP-M28 : 27PIN)

The FB pin is an output of DC/DC current mode error amplifier. FB pin detects the voltages of LED pins (1 to 6) and controls inductor current so that the pin voltage of the LED located in the row with the highest Vf will come to 0.45V(130mA, typ.). Therefore, the pin voltages of other LEDs will become higher by Vf variation.

FB Voltage keep internal IC with PWM=Low timing, and it can hold by using copied FB voltage while PWM=Low. (The FB keep voltage range is 0~4V, 40steps)

For setting example, refer to information in '3.1 application explanation/ the necessity for holding output voltage and FB voltage while PWM=Low'

OSS (HTSSOP-B28:7PIN / HSOP-M28 : 28PIN)

Soft start time and duty for soft start setting pin. The SS pin normally sources 2.0uA (Typ.) of current.

The IC has a built-in soft start start-up circuit independent of PWM light modulation, and thereby raises FB voltage as SS pin voltage rises independent of the duty cycle range of PWM light modulation. When the SS pin voltage reaches 3.7V (Typ.), soft start operation will be completed to unmask the LED protection function.

For setting example, refer to information in '3.1 application explanation/ start-up and SS capacity setting explanation'

3. Application of BD9470AEFV · BD9470AFM

3.1 BD9470AEFV · BD9470AFM examination for application

● Start-up and SS capacity setting explanation

This section described the start-up sequence of this IC.





Figure 15. Timing chart of start-up

○ Description of start-up sequence

- ① STB=PWM=ON
- ② System is ON. SS starts to charge.
At this time, a circuit in which SS voltage for slow start is equal to FB voltage regardless of whether the PWM pin is set to Low or High level.
- ③ Since the FB pin and SS pin reach the lower limit of the internal sawtooth wave, the DC/DC converter operates and VOUT voltage rising.
Until it reaches a certain voltage even PWM=Low by voltage maintenance function.
(For detailed OVP maintenance function, please refer to "VOUT(OVP) maintenance function section".)
- ⑤ Vout voltage continues rising to reach a voltage at which LED current starts flowing.
- ⑥ When the LED current reaches the set amount of current, isolate the FB circuit from the SS circuit. With this, the start-up operation is completed. (Fast start-up is also disabled by VOUT maintenance function)
- ⑦ After that, conduct normal operation following the feedback operation sequence with the LED pins.
If the SS pin voltage reaches 3.7V or more, the LED protection function will be activated to forcedly end the SS and FB equalizing circuit.

○ SS capacity setting method





Figure 16. SS setting procedure in FB Source mode

Boot system as above described, because of start-up in the state of FB=SS, the start-up time can be imaged of the time to reach the point from the feedback voltage FB from STB = ON. If you SS > 4.9V, FB output current mode will become Source mode operation.

If the feedback voltage of FB is the same as VSS and the time can be calculated as below.

$$T_{ss} = \frac{C_{ss} [F] \times VFB [V]}{2 [\mu A]} \quad [Sec]$$

However, if SS is set too short, inductor rush current will occur during start-up. In addition, if SS time is set too long, will result in the brighter in stages. SS capacity will varies with various factors, such as voltage step-up ratio, DCDC driver frequency, LED current and output output condenser, so it is recommended to test and confirm on the actual system. (SS capacity is often set at about 0.047uF~0.47uF approximately as a reference value)

○Setting example

SS time when the start-up is complete and $C_{ss} = 0.1\mu\text{F}$, $I_{ss} = 2\mu\text{A}$, $V_{ss} = 3.7\text{V}$ will be calculated as follows.

$$T_{ss} = \frac{0.1 \text{E}^{-6} [\text{F}] \times 3.7 [\text{V}]}{2 \text{E}^{-6} [\text{A}]} = 0.185 \text{ [Sec]}$$

In addition, when FB output is operated in Sink/Source mode (refer to “FB pin output current setting for detailed explanation.”), SS voltage can be set to be in the range of 3.9V~4.4V at the SS pin voltage resistor divider. Soft-start time will be set in that case is as follows.

$$T_{ss} = -\frac{1}{A} \ln\left(1 - \frac{A \times V_{ss} [\text{V}]}{B}\right) \text{ [Sec]}$$

$$A = \frac{R1 [\text{ohm}] + R2 [\text{ohm}]}{C_{ss} [\text{F}] \times R1 [\text{ohm}] \times R2 [\text{ohm}]}$$

$$B = \left(\frac{V_{REG58} [\text{V}]}{R1 [\text{ohm}]} + I_{ss} [\text{A}]\right) \div C_{ss} [\text{F}]$$





Figure 17. SS setting procedure in FB sink/ source mode

○Setting example

When $R1=200\text{kohm}$, $R2=470\text{kohm}$, $C_{ss}=1.0\mu\text{F}$, $V_{REG58}=5.8\text{V}$, $I_{ss}=2\mu\text{A}$, $V_{ss}=3.7\text{V}$, SS time is set as below

$$T_{ss} = -\frac{1}{7.12} \ln\left(1 - \frac{7.12 \times 3.7}{31}\right) = 0.266 \text{ [Sec]}$$

●The setting of REG58 capacity and shutdown procedure

VOUT discharge function is built-in this IC when IC is shutdown, the below describes the operation sequence.




Figure 18. Timing chart of shutdown

○Explanation of shutdown sequence

- ① Set STB pin to “OFF” will stop DC/DC converter and REG58, but LED driver will remain operation. (Reset signal is output 1uS extent to reset the latch on the IC at this time. Therefore, undershooting will be generated on LED current, but 1uS is very short will not affect the brightness.)
- ② Discharge the REG58 pin voltage from 5.8V to 2.4V with -5uA current.
- ③ The VOUT voltage will be fully discharged with ILED current and the ILED current will no longer flow.
- ④ When REG58 pin voltage will reach 2.4V (Typ.) or less to shut down all systems

○REG58 capacitance setting procedure

The shutdown time “T_{OFF}” can be calculated by the following equation.

$$T_{OFF} = \frac{C_{REG}[F] \times 3.4 [V]}{5 [\mu A]} \quad [Sec]$$

The longest VOUT discharge time will be obtained when the PWM duty cycle is set to the minimum VOUT. Make REG capacitance setting with an adequate margin so that systems will be shut off after VOUT voltage is fully discharged.

● VCC series resistance setting procedure

By inserting a series resistor to VCC will has the following affection.

- ① Reduce the voltage VCC, and it is possible to suppress the heat generation of IC.
($ICC \times VIN$ is power consumption of IC)
- ② Possible to Raise the surge ability to VCC.

However, if resistance is set too large, it is needed to consider that will result in VCC become $VCC < 9V$ (Minimum operation voltage). So the appropriate series resistance setting is needed.

The current influx of IC I_{IN} as shown on the right is

- Circuit current of IC... ICC
- Current to load is connected to REG58... I_{REG}
- Current which used to drive DCDC FET... $IDCDC$

There are 3 paths within IC and the ΔV of $RVCC$ can be decided. VCC voltage generated by the relation as above described at that time can be represented as below.

$$VCC[V] = VIN[V] - (ICC[A] + IDCDC[A] + IREG[A]) \times RVCC[\Omega] \quad [V] > 9[V]$$

The Criterion of 9V is the minimum operating limit of the IC.

When a series resistance is considered, please set with a sufficient margin.




Figure 19. ICC paths diagram

○ Setting example

Above equation can be transformed as below.

$$RVCC[\Omega] < \frac{VIN[V] - 9[V]}{ICC[A] + IDCDC[A] + IREG[A]}$$

In typical operation, $VIN=24V$, $ICC=5.5mA$, $RREG=10k\Omega$, $IDCDC=2mA$ can be assumed and the VCC voltage is

$$RVCC[\Omega] < \frac{24[V] - 9[V]}{0.0055[A] + 0.002[A] + 5.8[V]/10000[\Omega]} = 1.86[k\Omega]$$

However, the result is in typical operation and the variability and margin is not considered.

If the variability of $VIN=24V \times (-20\%)$, $ICC=8.5mA$, $RREG=10k \times (-5\%)$, $REG58=5.8V \times (+5\%)$, $IDCDC=2mA \times (+100\%)$, VCC operation limit voltage $9V \times (+20\%)$ are assumed:

$$RVCC[\Omega] < \frac{24 \times 0.8[V] - 9 \times 1.2[V]}{0.0085[A] + 0.002 \times 2[A] + 5.8 \times 1.015[V]/(10000[\Omega] \times 0.95)} = 640[\Omega]$$

According to above result, set $RVCC = 640\Omega$ or less is adequate on actual application.

When a series resistance is considered, please set with a sufficient margin.

●The necessity for holding output voltage and FB voltage while PWM=Low

In conventional control method, DCDC will be stopped and FB voltage become high impedance while PWM=Low. However, if PWM=0% is continued to inputted to system, output voltage and FB voltage is reduced because of discharge phenomenon. eventually output voltage is equal to VIN, and FB voltage drop to 0V. There are several problems such as the following listed if PWM dimming signal is tried to light-up a system.

- ① Slow start cannot be controlled resulting in the FB voltage overshoot and rush current flow to Inductor.
- ② Flash phenomenon occur due to start-up control does not work.
- ③ Because there is a need to re-boost, take a long time to light up.

In this IC, the problems as above mentioned is resolved by coping output voltage and FB voltage to IC internally at a time of PWM from High to Low.

The below describes FB and VOUT voltage holding function in detail.

○Explanation of FB voltage holding function while PWM=Low




Figure 20. Block diagram of KEEP_FB

FB holding function means FB voltage will be copy to IC internally at a time of PWM from High to Low, FB voltage will be maintained even in the period of PWM=Low.

Because FB voltage resolution is split by 40 from 4V, so the voltage can be copied to IC internally in 0.1V Step.

In addition, FB pin voltage will be influenced by DCDC operation, the copied have ±0.1V difference problem. But because FB voltage is returned as feedback voltage immediately and will not cause an operational problem while PWM=H, it is recommended to add about 100pF~2200pF to FB pin for noise reduction.




Figure 21. Timing chart of KEEP_FB

- ① PWM=High, normal feedback operation by LED pin
- ② FB voltage is copied to IC at a time of PWM from High to Low. FB voltage will be copied by less than 1Bit.
For Example : when FB=2.16V, FB COPY voltage is 2.1V.
- ③ GMAMP is works as Buffer with while PWM=Low, FB voltage is discharged to FB COPY voltage.
- ④ FB COPY=FB voltage.
- ⑤ FB COPY=FB voltage and maintain.

If PWM=0% and because follow the state⑤ continuously, FB voltage will not dropped by natural discharge.

※Notice

FB voltage holding function is performed at 0.1V STEP. If PWM signal is in low duty, FB voltage is not able to rise sufficiently when FB series resistance is small causing to $R_{FB} \times I_{FB}(\text{typ. } 100\mu\text{A}) < 0.1\text{V}(\text{typ.})$, The output voltage may not be boosted up to the set voltage.
Therefore, it is recommended to set $R_{FB} > 2\text{kohm}$ so that $\Delta V = R_{FB} \times I_{FB} > 0.2\text{V}$.




Figure 22. Voltage to FB resistor

●Explanation of VOUT(OVP) voltage holding function when PWM=Low




Figure 23. Block diagram of KEEP_OVP

OVP holding function means VOUT(OVP) voltage will be copy to IC internally at a time of PWM from High to Low, voltage will be maintained even in the period of PWM=Low.
 In addition to measures of the above problems, by applying this function, the high-speed start-up can be achieved without depending on the PWM.
 Because VOUT voltage resolution is the same as FB holding function which is split by 40 from 4V,so the voltage can be copied to IC internally in 0.1V Step.
 The description of OVP holding function is divided into narrow PWM operation and start-up operation.

○Explanation of OVP holding function at start-up




Figure 24. Timing chart 1 of KEEP_OVP

In order to launch high speed start-up without depending on the PWM DUTY, OVP holding function will behave like the following descriptions.
 ①PWM=High, normal boost operation.
 ②OVP voltage is copied into IC when PWM is from High to Low.OVP voltage will be copied upper **1BIT** at this time. For example: if OVP=2.43V, the copied voltage is 2.5V in IC.
 ③The copied OVP voltage will be compared with OVP pin voltage internally, if OVP_COPY>OVP, DCDC is operated.In other words, it is possible to achieve fast start-up by letting the voltage on the 1BIT boosted up in the interval of PWM = Low.
 ④When OVP_COPY<OVP pin voltage, DCDC is stopped.
 ⑤Even if in the period of PWM=Low and VOUT is discharged, output voltage will be hold by performing DCDC operation in order to let OVP_COPY<OVP pin voltage.

○Explanation of OVP holding function in narrow PWM duty




Figure 25. Timing chart 2 of KEEP_OVP

DCDC operates only in the duration of PWM=High while narrow PWM is inputted, output voltage drops when PWM=0%. But, DCDC is operated by coping voltage even if PWM=Low duration in this IC and output voltage will not drops.

① PWM=High, normal operation.

② OVP voltage is copied into IC when PWM is from High to Low. OVP voltage will be copied under 1BIT at this time. For example: if OVP=2.43V, the copied voltage is 2.4V in IC.

③ VOUT is discharged by OVP resistance.

④ When copied OVP_COPY > OVP pin voltage, DCDC is operated, when OVP_COPY < OVP voltage, DCDC is stops.

When operates in PWM=0%, the point④ will be repeated and repeated, so the output voltage will not drops naturally.

○Condition of copy OVP voltage

The copied OVP pin voltage as above explanation, it has upper and lower 1BIT difference according to below condition.

Conditions of copy upper 1BIT

: From startup to completion of step-up

: OVP detection state

Conditions of copy lower 1BIT

: Normal operation state (OVP undetected state)

※The reason about why copy the voltage of upper 1BIT when OVP is detected

When OVP is detected by OVP=3V and stops DCDC operation. After that while PWM=Low and if copy lower 1BIT voltage will results in OVP=2.9V and release OVP detection function, therefore it is designed to copy upper 1BIT when OVP is detected.

●FB current Source mode - Sink/Source mode

The output of GMAMP is constant current control in normal operation and output $I_{out} \pm 100\mu A$ (typ.) in this IC. But, when PWM scanning operation and local dimming is performed, total LED current and output voltage will differ by each timing and FB feedback voltage. The below describes this operation.




Figure 26. Timing chart of FB sink/source mode

As above shown, short PWM1,2,3 and PWM4,5,6, assumed that scanning operation is performed.

At this time, the sequence is described as below.

- ① When PWM4,5,6=High→Low, FB voltage, VOUT (OVP) voltage is copied
- ② Copied voltage is hold.
- ③ When PWM1,2,3=High again, normal DCDC operation
- ④ When PWM4,5,6=High again, LED current increase.
- ⑤ Because LED current increase resulting in FB voltage change. it take a long transition time because FB source current is 100uA at this time, therefore FB voltage is not insufficient and output voltage and LED current will drop.
- ⑥ FB voltage reaches the feedback voltage and LED current and output voltage will operate normally.

In other words, ILED current drops at the point ⑤, This may be due to the transition time of the behavior that FB current sink first and then charge again.

Therefore, in order to solve this problem in this IC, equipped with a mode of “FB current only source 0uA~+100uA” as a countermeasure to reduce the LED current drop problem.
“FB Source mode” is described as below.




Figure 27. Timing chart of FB source mode

- ① when PWM4,5,6=High→Low, FB voltage, VOUT (OVP) voltage is copied
- ② copied voltage is hold.
- ③ when PWM1,2,3=High again, normal DCDC operation.but, FB voltage is larger than feedback voltage, and VOUT setting voltage also higher.
- ④ when PWM4,5,6=High, LED current increases.
- ⑤ although LED current is increased but the FB voltage has reached the feedback voltage and will not change at this time. Therefore, there is no transition and VOUT, LED current will not drop.
- ⑥ LED current and output voltage is operate normally
- ⑦ When PWM1,2,3=Low, LED current reduces. But, FB is only has source ability, FB voltage is maintained continually (But, despite the decreasing of LED current, output voltage is increases because FB voltage is not changed.)

According to above operation, the LED undershoot problem can be prevented by FB source mode. However, the above description is a simplified explanation for behavior, because the actual behavior of a waveform is different from the above, please check on the actual system.

When FB source mode is used, care must be taken to the following contents.

Because it can be held at a higher voltage than normal FB voltage, output voltage may be higher. Therefore, please note that the heat might be higher than PWM = 100% while scanning operation is performed.

●LED Current setting

Setting of LED output current “ILED” can be made by connecting a resistor R_{ISET} to the ISET pin.
R_{ISET} and ILED current setting equation

$$R_{ISET} = \frac{3000}{I_{LED}[mA]} \quad [k\Omega]$$

However, LED current setting should be made in the range of 40mA to 150mA.
And the setting of ISET resistor is below at using 150mA to 250mA.

$$R_{ISET} = 2653 \times (I_{LED}[mA])^{-0.9753} \quad [k\Omega]$$

ILED(mA)	150	160	170	180	190	200	210	220	230	240	250
RSET(kohm)	20.00	18.80	17.72	16.76	15.90	15.12	14.42	13.78	13.19	12.66	12.16

○Setting Example

To set ILED current to 100mA, R_{ISET} resistance is given by the following equation

$$R_{ISET} = \frac{3000}{I_{LED}[mA]} = \frac{3000}{100[mA]} = 30 \quad [k\Omega]$$

●DC/DC converter drive frequency setting

DC/DC converter drive frequency is determined by making R_T resistance setting.

○Drive frequency vs. R_T resistance (ideal) equation

$$R_{RT} = \frac{15000}{f_{sw}[kHz]} \quad [k\Omega]$$

Here f_{sw} = DC/DC converter oscillation frequency [kHz]

This equation has become an ideal equation without any correction item included.
For accurate frequency settings, thorough verification should be performed on practical sets.

○Setting example

To set DC/DC drive frequency “f_{sw}” to 200 kHz, R_{RT} is given by the following equation

$$R_{RT} = \frac{15000}{f_{sw}[kHz]} = \frac{15000}{200[kHz]} = 75 \quad [k\Omega]$$

And , the drive frequency setting range is 100kHz~500kHz.

●UVLO setting procedure

UVLO pin for step-up DC/DC power supply. If the UVLO pin voltage reaches 3.0V (Typ.) or more, the IC will start step-up operation. If it reaches 2.7V (Typ.) or less, the IC will stop the step-up operation.

UVLO pin is the high impedance type and no pull-down resistor inside, resulting in unstable potential in the open-circuit state. To avoid this problem, be sure to set input voltage with the use of a resistive divider.

While the VIN voltage to be detected is set by the use of resistive dividers R1 and R2 as described below, resistance setting will be made by the following equation.

○UVLO setting procedure

Assume that VIN is reduced and detected,

UVLO is "VIN_{DET}", R1 and R2 setting will be made by the following equation:

$$R1 = R2[k\Omega] \times \frac{(VIN_{DET}[V] - 2.7[V])}{2.7[V]} \quad [k\Omega]$$

○UVLO release voltage setting equation

When R1 and R2 setting is determined by the equation shown above, UVLO release voltage will be given by the following equation.

$$VIN_{CAN} = 3.0V \times \frac{(R1[k\Omega] + R2[k\Omega])}{R2[k\Omega]} \quad [V]$$




Figure 28. Block diagram of UVLO

○Setting example

Assuming that the normal VIN operating voltage is 24V, UVLO detection voltage is 18V, and R2 resistance is 30kΩ, R1 resistance setting is made by the following equation

$$R1 = R2[k\Omega] \times \frac{(VIN_{DET}[V] - 2.7[V])}{2.7[V]} = 30[k\Omega] \times \frac{(18[V] - 2.7[V])}{2.7[V]} = 170 \quad [k\Omega]$$

And, when UVLO release voltage VIN_{CAN} setting is made with R1 and R2, it will be given by the following equation

$$VIN_{CAN} = 3.0[V] \times \frac{(R1[k\Omega] + R2[k\Omega])}{R2[k\Omega]} = 3.0[V] \times \frac{30[k\Omega] + 170[k\Omega]}{30[k\Omega]} [V] = 20 \quad [V]$$

To select DC/DC components, give consideration to IC variations as well as individual component variations, and then conduct thorough verification on actual systems.

●OVP/SCP setting method

The OVP pin is an input pin for overvoltage protection and short circuit protection of DC/DC output voltage. The OVP pin is a high impedance type and no pull-down resistor inside, resulting in unstable potential in the open circuit state. To avoid this problem, be sure to make input voltage setting with the use of a resistive divider. Conditions for each OVP protections are as listed in the table below.

Protection name	Protection pin	Detection Condition	Release Condition	Timer Operation	Protection type	FAIL pin
OVP Timer SET / OVP Cancel	OVP	OVP>2.9V	OVP<2.9V	Yes	All latch	GND
OVP Detect / DCDC STOP	OVP	OVP>3.0V	OVP<3.0V	No	Only DCDC converter stops during detection	OPEN
SCP	OVP	OVP<0.1V	OVP>0.1V	Yes	All latch	GND

The following describes the setting procedures of that VOUT pin voltage to be detected is set by the use of resistive dividers R1 and R2 as shown in the circuit diagram below.

○OVP detection setting method

Assuming that a voltage causing VOUT to abnormally rise and detecting OVP is "VOVP_{DET}", R1 and R2 setting will be made by the following equation.

$$R1 = R2[k\Omega] \times \frac{(VOVP_{DET}[V] - 3.0[V])}{3.0[V]} \quad [k\Omega]$$

○Timer set·OVP release setting equation

When R1 and R2 setting is determined by the equation shown above, OVP release voltage VOVP_{CAN} will be given by the following equation:

$$VOVP_{CAN} = 2.9V \times \frac{(R1[k\Omega] + R2[k\Omega])}{R2[k\Omega]} \quad [V]$$

○SCP detection equation

When R1 and R2 setting is determined by the equation shown above, SCP setting voltage VSCP_{DET} will be given by the following equation.

$$VSCP_{DET} = 0.1V \times \frac{(R1[k\Omega] + R2[k\Omega])}{R2[k\Omega]} \quad [V]$$




Figure 29. OVP block diagram

○Setting example

Assuming that normal VOUT voltage is 40V, OVP detection voltage VOVP_{DET} is 48V, and R2 resistance is 10kΩ, R1 resistance is calculated by the following equation

$$R1 = R2[k\Omega] \times \frac{(VOVP_{DET}[V] - 3.0[V])}{3.0[V]} = 10[k\Omega] \times \frac{(48[V] - 3[V])}{3[V]} = 150 \quad [k\Omega]$$

When OVP release voltage VOVP_{CAN} setting is made with the said R1 and R2, it will be given by the following equation

$$VOVP_{CAN} = 2.9[V] \times \frac{(R1[k\Omega] + R2[k\Omega])}{R2[k\Omega]} = 2.9[V] \times \frac{10[k\Omega] + 150[k\Omega]}{10[k\Omega]} [V] = 46.4 \quad [V]$$

SCP detection voltage is given by the following equation

$$VSCP_{DET} = 0.1[V] \times \frac{(R1[k\Omega] + R2[k\Omega])}{R2[k\Omega]} = 0.1[V] \times \frac{10[k\Omega] + 150[k\Omega]}{10[k\Omega]} [V] = 1.6 \quad [V]$$

Give consideration to IC variations as well as individual component variations, and then evaluate on actual systems.