

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









2.7V to 5.5V Input, 3A Integrated MOSFET Single Synchronous Buck DC/DC Converter

BD9A300MUV

General Description

BD9A300MUV is a synchronous buck switching regulator with built-in low on-resistance power MOSFETs. It is capable of providing current up to 3A.The SLLMTM control provides excellent efficiency characteristics in light-load conditions which make the product ideal for equipment and devices that demand minimal standby power consumption. The oscillating frequency is high at 1MHz using a small value of inductance. It is a current mode control DC/DC converter and features high-speed transient response. Phase compensation can also be set easily.

Features

- Synchronous Single DC/DC Converter.
- SLLMTM (Simple Light Load Mode)Control.
- Over Current Protection.
- Short Circuit Protection.
- Thermal Shutdown Protection.
- Under Voltage Lockout Protection.
- Adjustable Soft start Function.
- Power Good Output.
- VQFN016V3030 Package(Backside Heat Dissipation)

Applications

- Step-down Power Supply for DSPs, FPGAs, Microprocessors, etc.
- Laptop PCs/ Tablet PCs/ Servers.
- LCD TVs.
- Storage Devices (HDDs/SSDs).
- Printers, OA Equipment.
- Entertainment Devices.
- Distributed Power Supply, Secondary Power Supply.

Key Specifications

■ Input Voltage Range : 2.7V to 5.5V
■ Output Voltage Range : 0.8V to V_{PVIN}×0.7V
■ Average Output Current : 3A(Max)
■ Switching Frequency : 1MHz(Typ)
■ High-Side MOSFET On-Resistance : 60mΩ(Typ)
■ Low-Side MOSFET On-Resistance : 60mΩ(Typ)
■ Standby Current : 0µA(Typ)

 Package
 W(Typ) x D(Typ) x H(Max)

 VQFN016V3030
 3.00mm x 3.00mm x 1.00mm



Typical Application Circuit




Figure 1. Application Circuit

Pin Configuration




Figure 2. Pin Configuration

Pin Descriptions

Pin No.	Pin Name	Function
1, 2	PVIN	Power supply terminals for the switching regulator. These terminals supply power to the output stage of the switching regulator. Connecting a 10µF ceramic capacitor is recommended.
3, 4	PGND	Ground terminals for the output stage of the switching regulator.
5	AGND	Ground terminal for the control circuit.
6	FB	An inverting input node for the gm error amplifier. See page 23 for how to calculate the resistance of the output voltage setting.
7	ITH	An input terminal for the gm error amplifier output and the output switch current comparator. Connect a frequency phase compensation component to this terminal. See page 24 for how to calculate the resistance and capacitance for phase compensation.
8	MODE	Turning this terminal signal Low (0.2V or lower) forces the device to operate in the fixed frequency PWM mode. Turning this terminal signal High (0.8V or higher) enables the SLLM control and the mode is automatically switched between the SLLM control and fixed frequency PWM mode.
9	SS	Terminal for setting the soft start time. The rise time of the output voltage can be specified by connecting a capacitor to this terminal. See page 23 for how to calculate the capacitance.
10, 11, 12	SW	Switch nodes. These terminals are connected to the source of the high-side MOSFET and drain of the low-side MOSFET. Connect a bootstrap capacitor of 0.1µF between these terminals and BOOT terminals. In addition, connect an inductor of 1.5µH considering the direct current superimposition characteristic.
13	BOOT	Connect a bootstrap capacitor of 0.1µF between this terminal and SW terminals. The voltage of this capacitor is the gate drive voltage of the high-side MOSFET.
14	PGD	A "Power Good" terminal, an open drain output. Use of pull up resistor is needed. See page 18 for how to specify the resistance. When the FB terminal voltage reaches within ±7% of 0.8V (Typ), the internal Nch MOSFET turns off and the output turns High.
15	EN	Turning this terminal signal low (0.8V or lower) forces the device to enter the shutdown mode. Turning this terminal signal high (2.0V or higher) enables the device. This terminal must be terminated.
16	AVIN	Supplies power to the control circuit of the switching regulator. Connecting a 0.1µF ceramic capacitor is recommended.
-	FIN	A backside heat dissipation pad. Connecting to the internal PCB ground plane by using multiple vias provides excellent heat dissipation characteristics.

Block Diagram




Figure 3. Block Diagram

Description of Blocks

1. VREF

The VREF block generates the internal reference voltage.

2. UVLO

The UVLO block is for under voltage lockout protection. It will shut down the IC when the VIN falls to 2.45V (Typ) or lower. The threshold voltage has a hysteresis of 100mV (Typ).

3. SCP

After the soft start is completed and when the feedback voltage of the output voltage has fallen below 0.4V (Typ) for 1msec (Typ), the SCP stops the operation for 16msec (Typ) and subsequently initiates restart.

4. OVP

Over voltage protection function (OVP) compares FB terminal voltage with the internal standard voltage VREF. When the FB terminal voltage exceeds 0.88V (Typ) it turns MOSFET of output part MOSFET off. After output voltage drop it returns with hysteresis.

5. TSD

The TSD block is for thermal protection. The thermal protection circuit shuts down the device when the internal temperature of IC rises to 175°C (Typ) or higher. Thermal protection circuit resets when the temperature falls. The circuit has a hysteresis of 25°C (Typ).

6. SOFT START

The Soft Start circuit slows down the rise of output voltage during start-up and controls the current, which allows the prevention of output voltage overshoot and inrush current. A built-in soft start function is provided and a soft start is initiated in 1msec (Typ) when the SS terminal is open.

7. gm Amplifier

The gm Amplifier block compares the reference voltage with the feedback voltage of the output voltage. The error and the ITH terminal voltage determine the switching duty. A soft start is applied at startup. The ITH terminal voltage is limited by the internal slope voltage.

8. Current Comparator

The Current Comparator block compares the output ITH terminal voltage of the error amplifier and the slope block signal to determine the switching duty. In the event of over current, the current that flows through the high-side MOSFET is limited at each cycle of the switching frequency.

9. OSC

This block generates the oscillating frequency.

10.DRIVER LOGIC

This block is a DC/DC driver. A signal from current comparator is applied to drive the MOSFETs.

11.PGOOD

When the FB terminal voltage reaches 0.8V (Typ) within ±7%, the Nch MOSFET of the built-in open drain output turns off and the output turns high.

Absolute Maximum Ratings (Ta = 25°C)

Parameter	Symbol	Rating	Unit
Supply Voltage	V _{PVIN} , V _{AVIN}	-0.3 to +7	V
EN Voltage	V _{EN}	-0.3 to +7	V
MODE Voltage	V _{MODE}	-0.3 to +7	V
PGD Voltage	V_{PGD}	-0.3 to +7	V
Voltage from GND to BOOT	V _{BOOT}	-0.3 to +14	V
Voltage from SW to BOOT	ΔV_{BOOT}	-0.3 to +7	V
FB Voltage	V_{FB}	-0.3 to +7	V
ITH Voltage	V _{ITH}	-0.3 to +7	V
SW Voltage	V _{SW}	-0.3 to V _{PVIN} + 0.3	V
Allowable Power Dissipation ^(Note 1)	Pd	2.66	W
Operating Temperature Range	Topr	-40 to 85	°C
Storage Temperature Range	Tstg	-55 to 150	°C

⁽Note 1) When mounted on a 70mm x 70mm x 1.6mm 4-layer glass epoxy board (copper foil area: 70 mm x 70 mm) Derate by 21.3mW when operating above 25°C.

Caution: Operating the IC over the absolute maximum ratings may damage the IC. The damage can either be a short circuit between pins or an open circuit between pins and the internal circuitry. Therefore, it is important to consider circuit protection measures, such as adding a fuse, in case the IC is operated over the absolute maximum ratings.

Recommended Operating Conditions (Ta= -40°C to +85°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	$V_{\text{PVIN}}, V_{\text{AVIN}}$	2.7	-	5.5	V
Output Current ^(Note 2)	I _{OUT}	-	-	3	Α
Output Voltage Range	V_{RANGE}	0.8	-	V _{PVIN} x 0.7	V

(Note 2) Pd,ASO should not be exceeded.

Electrical Characteristics (Unless otherwise specified Ta = 25°C, VAVIN = VPVIN = 5V, VEN = 5V)

Parameter	Symbol	Min	Тур	Max	Uni	t Conditions
AVIN PIN						
Standby Supply Current	I _{STB}	-	0	10	μΑ	
Operating Supply Current	I _{CC}	-	350	500	μΑ	I _{OUT} = 0mA Non-switching
UVLO Detection Voltage	V _{UVLO1}	2.35	2.45	2.55	V	V _{IN} Falling
UVLO Release Voltage	V_{UVLO2}	2.425	2.55	2.7	V	V _{IN} Rising
ENABLE				•		
EN Input High Level Voltage	V_{ENH}	0.8	1.5	2.0	V	
EN Input Low Hysteresis Voltage	V _{ENL}	100	200	300	m√	/
EN Input Current	I _{EN}	-	5	10	μΑ	EN= 5V
MODE		•		,		
MODE Input High Level Voltage	V_{MODEH}	0.2	0.4	8.0	V	
MODE Input Current	I _{MODE}	-	10	20	μΑ	MODE= 5V
Reference Voltage, Error Amplifier			•	· ·		
FB Terminal Voltage	V_{FB}	0.792	8.0	0.808	V	
FB Input Current	I _{FB}	-	0	1	μΑ	FB= 0.8V
ITH Sink Current	I _{THSI}	10	20	40	μΑ	FB= 0.9V
ITH Source Current	I _{THSO}	10	20	40	μΑ	FB= 0.7V
Soft Start Time	T _{SS}	0.5	1.0	2.0	ms	With internal constant
Soft Start Current	I _{SS}	0.9	1.8	3.6	μΑ	
SWITCHING FREQUENCY		•		,		
Switching Frequency	Fosc	800	1000	1200	kHz	Z
POWER GOOD				•		
Falling (Fault) Voltage	V _{PGDFF}	87	90	93	%	FB falling V _{PGDFF} = FB/VFBx100
Rising (Good) Voltage	V_{PGDRG}	90	93	96	%	FB rising V _{PGDRG} = FB/VFBx100
Rising (Fault) Voltage	V_{PGDRF}	107	110	113	%	FB rising V _{PGDRF} = FB/VFBx100
Falling (Good) Voltage	V_{PGDFG}	104	107	110	%	FB falling V _{PGDFG} =FB/VFBx100
PGD Output Leakage Current	I _{LKPGD}	-	0	5	μA	PGD= 5V
Power Good ON Resistance	R _{PGD}	-	100	200	Ω	
Power Good Low Level Voltage	P_{GDVL}	-	0.1	0.2	V	I _{PGD} = 1mA
SWITCH MOSFET	1		I.			1
High Side FET ON Resistance	R _{ONH}	-	60	120	mΩ	BOOT – SW= 5V
Low Side FET ON Resistance	R _{ONL}	-	60	120	mΩ	
High Side Output Leakage Current	R _{ILH}	-	0	10	μA	Non-switching
Low Side Output Leakage Current	R _{ILL}	-	0	10	μA	Non-switching
SCP						
Short Circuit Protection Detection Voltage	V _{SCP}	0.28	0.4	0.52	V	

Typical Performance Curves




Figure 4. Operating Current vs Temperature

Figure 5. Stand-by Current vs Temperature




Figure 6. Switching Frequency vs Temperature

Figure 7. FB Voltage Reference vs Temperature




Figure 8. ITH Sink Current vs Temperature

Figure 9. ITH Source Current vs Temperature




Figure 10. Mode Threshold vs Temperature

Figure 11. Mode Input Current vs Temperature

80




Figure 12. Soft Start Time vs Temperature

Figure 13. Soft Start Terminal Current vs Temperature




Figure 14. High-side FET ON-Resistance vs Temperature

Figure 15. Low-side FET ON-Resistance vs Temperature




Figure 16. PGD Falling Voltage vs Temperature




Figure 17. PGD Rising Voltage vs Temperature




Figure 18. PGD ON-Resistance vs Temperature




Figure 19. UVLO Threshold vs Temperature




Figure 20. EN Threshold vs Temperature

Figure 21. EN Input Current vs Temperature

Typical Performance Curves (Application)




Figure 22. Efficiency vs Load Current (VIN= 5V, VOUT= 1.8V, L= 1.5µH)




Figure 23. Efficiency vs Load Current (VIN= 3.3V, VOUT= 1.8V, L= 1.5µH)




Figure 24. Efficiency vs Load Current (VIN= 5.0V, MODE= 5.0V, L=1.5µH)




Figure 25. Closed Loop Response (VIN= 5V, VOUT= 1.8V, IOUT= 1A, L= 1.5μ H, C_{OUT} = Ceramic 44μ F)




Figure 26. Power Up (VIN= EN)




Figure 27. Power Down (VIN= EN)




Figure 28. Power Up (EN= 0V→5V)




Figure 29. Power Down (EN= 5V→0V)




Figure 30. Output Ripple (V_{IN}= 5V, VOUT= 1.8V, IOUT= 0A)




Figure 31. Output Ripple $(V_{IN}=5V, V_{OUT}=1.8V, I_{OUT}=3A)$




Figure 32. Input Ripple (V_{IN}= 5V, VouT= 1.8V, IoUT= 0A)




Figure 33. Input Ripple $(V_{IN}=5V, V_{OUT}=1.8V, I_{OUT}=3A)$




Figure 34. Switching Waveform (VIN= 3.3V, VOUT= 1.8V, IOUT= 1A, L= $1.5\mu H$)




Figure 35. Switching Waveform (VIN= 5.0V, VOUT= 1.8V, IOUT= 1A, L= $1.5\mu H$)




Figure 36. Switching Waveform with SLLMTM (VIN=3.3V, VOUT=1.8V, IOUT=30mA, $L=1.5\mu H$)




Figure 37. Line Regulation vs Input Voltage

Figure 38. Load Regulation vs Load Current




Figure 39. Load Transient Response IOUT= 0.75A to 2.25A load step (VIN= 5V, VOUT= 1.8V, COUT= Ceramic $44\mu F$)




Figure 40. Load Transient Response Iout=0A to 3A load step (VIN= 5V, Vout= 1.8V, Cout= Ceramic $44\mu F$)

1. Function Explanations

(1) DC/DC converter operation

BD9A300MUV is a synchronous rectifying step-down switching regulator that achieves faster transient response by employing current mode PWM control system. It utilizes switching operation in PWM(Pulse Width Modulation) mode for heavier load, while it utilizes SLLM(Simple Light Load Mode) control for lighter load to improve efficiency.




Figure 41. Efficiency (SLLMTM Control and PWM Control)

SLLMTM Control




Figure 42. SW Waveform(SLLMTM Control) (V_{IN}= 5.0V, VOUT= 1.8V, IOUT= 50mA)

②PWM Control




Figure 43. SW Waveform (PWM Control) $(V_{IN}=5.0V, V_{OUT}=1.8V, I_{OUT}=1.4)$

(2) Enable Control

The IC shutdown can be controlled by the voltage applied to the EN terminal. When VEN reaches 2.0V (Typ), the internal circuit is activated and the IC starts up. To enable shutdown control with the EN terminal, the shutdown interval(Low level interval of EN) must be set to 100µs or longer.




Figure 44. Start Up and Down with Enable

(3) Power Good

When the output voltage reaches outside $\pm 10\%$ of the voltage setting, the open drain N-ch MOSFET internally connected to the PGD terminal turns on and the PGD terminal is pulled down with an impedance of $100\Omega(Typ)$. A hysteresis of 3% applies to resetting. Connecting a pull up resistor $(10k\Omega$ to $100k\Omega$) is recommended.




Figure 45. PGD Timing Chart

2. Protection

The protective circuits are intended for prevention of damage caused by unexpected accidents. Do not use them for continuous protective operation.

(1) Short Circuit Protection (SCP)

The short circuit protection block compares the FB terminal voltage with the internal reference voltage VREF. When the FB terminal voltage has fallen below 0.4V(Typ) and remained there for 1msec(Typ), SCP stops the operation for 16msec(Typ) and subsequently initiates a restart.

EN Terminal	FB Terminal	Short Circuit Protection	Short Circuit Protection Operation
2.0V or Higher	< 0.4V(Typ)	Fachlad	ON
2.0V or Higher	> 0.4V(Typ)	Enabled	OFF
0.8V or Lower	-	Disabled	OFF




Figure 46. Short Circuit Protection (SCP) Timing Chart

(2) Under Voltage Lockout Protection (UVLO)

The Under Voltage Lockout Protection circuit monitors the AVIN terminal voltage.

The operation enters standby when the AVIN terminal voltage is 2.45V(Typ) or lower.

The operation starts when the AVIN terminal voltage is 2.55V(Typ) or higher.




Figure 47. UVLO Timing Chart

(3) Thermal Shutdown

When the chip temperature exceeds $Tj=175^{\circ}C$, the DC/DC converter output is stopped. The thermal shutdown circuit is intended for shutting down the IC from thermal runaway in an abnormal state with the temperature exceeding $Tjmax = 150^{\circ}C$. It is not meant to protect or guarantee the soundness of the application. Do not use the function of this circuit for application protection design.

(4) Over Current Protection

The Over Current Protection function operates by using the current mode control to limit the current that flows through the High-side MOSFET at each cycle of the switching frequency. The designed over current limit value is 6.0A(Typ).

(5) Over Voltage Protection (OVP)

Over voltage protection function(OVP) compares FB terminal voltage with internal standard voltage VREF and when FB terminal voltage exceeds 0.88V(Typ) it turns MOSFET of output part MOSFET off. After output voltage drop it returns with hysteresis.

Application Example




Figure 48. Application Circuit

Table 1. Recommended Component Values

Reference		Description				
Designator	1.1V	1.2V	1.5V	1.8V	3.3V	Description
R3	8.2kΩ	8.2kΩ	9.1kΩ	9.1kΩ	18kΩ	-
R5	100kΩ	100kΩ	100kΩ	100kΩ	100kΩ	-
R7	10kΩ	10kΩ	16kΩ	30kΩ	75kΩ	-
R8	27kΩ	20kΩ	18kΩ	24kΩ	24kΩ	-
C2	10μF	10μF	10μF	10μF	10μF	10V, X5R, 1206
C4	0.1µF	0.1µF	0.1µF	0.1µF	0.1µF	25V, X5R, 0603
C6	2700pF	2700pF	2700pF	2700pF	2700pF	-
C7	0.01µF	0.01µF	0.01µF	0.01µF	0.01µF	-
C8	0.1µF	0.1µF	0.1µF	0.1µF	0.1µF	-
C9	22µF	22µF	22µF	22µF	22µF	10V, X5R, 1210
C10	22µF	22µF	22µF	22µF	22µF	10V, X5R, 1210
L1	1.5µH	1.5µH	1.5µH	1.5µH	1.5µH	TOKO, FDSD0630

Selection of Components Externally Connected

1. Output LC Filter Constant

The DC/DC converter requires an LC filter for smoothing the output voltage in order to supply a continuous current to the load. BD9A300MUV is returned to the IC and IL ripple current flowing through the inductor for SLLM TM control. This feedback current, Inductance value is the behavior of the best when the 1.5 μ H. Therefore, the inductor to use is recommended 1.5 μ H.




Figure 49. Waveform of Current Through Inductor

Figure 50. Output LC Filter Circuit

Computation with VIN= 5V, V_{OUT}= 1.8V, L=1.5µH, and the switching frequency F_{OSC}= 1MHz, the method is as below.

Inductor ripple current AIL

$$\Delta I_L = V_{OUT} \times (V_{IN} - V_{OUT}) \times \frac{1}{V_{IN} \times F_{OSC} \times L} = 768 [\text{mA}]$$

The saturation current of the inductor must be larger than the sum of the maximum output current and 1/2 of the inductor ripple current ΔIL .

The output capacitor C_{OUT} affects the output ripple voltage characteristics. The output capacitor C_{OUT} must satisfy the required ripple voltage characteristics.

The output ripple voltage can be represented by the following equation.

$$\Delta V_{RPL} = \Delta I_L \times (R_{ESR} + \frac{1}{8 \times C_{OUT} \times F_{OSC}}) [V]$$

 R_{ESR} is the Equivalent Series Resistance (ESR) of the output capacitor. With C_{OUT} = 44µF, RESR= $10m\Omega$ the output ripple voltage is calculated as

$$\Delta V_{RPL} = 0.768 \times (10m + \frac{1}{(8 \times 44\mu \times 1MHz)}) = 9.8 [\text{mV}]$$

*Be careful of total capacitance value, when additional capacitor C_{LOAD} is connected in addition to output capacitor C_{OUT} . Use maximum additional capacitor C_{LOAD} (Max) condition which satisfies the following method.

Maximum starting inductor ripple current $IL_{START} < Over Current \ limit \ 3.8A(min)$

Maximum starting inductor ripple current ILSTART can be expressed in the following method.

 $IL_{START} = Maximum \ starting \ output \ current(I_{OMAX}) + Charge \ current \ to \ output \ capacitor(I_{CAP}) + \frac{\Delta I_L}{2}$

Charge current to output capacitor ICAP can be expressed in the following method.

$$I_{CAP} = \frac{(C_{OUT} + C_{LOAD}) \times V_{OUT}}{T_{SS}} [A]$$

Computation with VIN= 5V, VOUT= 3.3V, L= 1.5μ H, switching frequency F_{OSC} = 800kHz(Min), Output capacitor COUT= 44μ F, Soft Start time Tss= 0.5ms(Min), load current during soft start Ioss= 2A the method is as below.

$$C_{LOAD}(max) < \frac{(3.8 - I_{OSS} - \Delta I_L/2) \times T_{SS}}{V_{OUT}} - C_{OUT} = 157.9 \left[\mu \text{F} \right]$$

If the value of CLOAD is large, and cannot meet the above equation,

$$C_{LOAD}(max) < \frac{(3.8 - I_{OSS} - \Delta I_L/2) \times V_{FB}}{V_{OUT} \times I_{SS}} \times C_{SS} - C_{OUT}$$

Adjust the value of the capacitor Css to meet the above formula.

(Refer to the following items (3) Soft Start Setting equation of time Tss and soft-start value of the capacitor to be connected to the Css.)

Computation with VIN = 5V, VOUT = 3.3V, L = 1.5μ H, load current during soft start loss = 2A, switching frequency Fosc= 800kHz (Min), Output capacitor COUT = 44μ F, VFB = 0.792V(Max), Iss = 3.6μ A(Max), A capacitor connected to the Css if you want to connect the CLOAD = 220μ F is the following equation.

$$C_{SS} > \frac{V_{OUT} \times I_{SS}}{(3.8 - I_{OSS} - \Delta I_L/2) \times V_{FB}} \times (C_{LOAD} + C_{OUT}) = 2.97 [nF]$$

2. Output Voltage Setting

The output voltage value can be set by the feedback resistance ratio.




Figure 51. Feedback Resistor Circuit

Soft Start Setting

Turning the EN terminal signal high activates the soft start function. This causes the output voltage to rise gradually while the current at startup is placed under control. This allows the prevention of output voltage overshoot and inrush current. The rise time depends on the value of the capacitor connected to the SS terminal.

$$T_{SS} = (C_{SS} \times V_{FB})/I_{SS}$$

 T_{SS} : Soft Start Time

 \mathcal{C}_{SS} : Capacitor connected to Soft Start Time Terminal

 V_{FB} : FB Terminal Voltage (0.8V (Typ))

 I_{SS} : Soft Start Terminal Source Current (1.8 μ A(Typ))

with
$$C_{SS} = 0.01 \mu \text{F}$$
,
$$T_{SS} = (0.010 [\mu \text{F}] \times 0.8 [\text{V}]) / 1.8 [\mu \text{A}]$$
$$= 4.44 [\text{msec}]$$

Turning the EN terminal signal high with the SS terminal open (no capacitor connected) or with the terminal signal high causes the output voltage to rise in 1 msec (Typ).

4. Phase Compensation Component

A current mode control buck DC/DC converter is a two-pole, one-zero system. Two poles are formed by an error amplifier and load and the one zero point is added by phase compensation. The phase compensation resistor R_{ITH} determines the crossover frequency FCRS where the total loop gain of the DC/DC converter is 0dB. A high value crossover frequency F_{CRS} provides a good load transient response characteristic but inferior stability. Conversely, a low value crossover frequency F_{CRS} greatly stabilizes the characteristics but the load transient response characteristic is impaired.

(1) Selection of Phase Compensation Resistor R_{ITH}

The Phase Compensation Resistance R_{ITH} can be determined by using the following equation.

$$R_{ITH} = \frac{2\pi \times V_{OUT} \times F_{CRS} \times C_{OUT}}{V_{FB} \times G_{MP} \times G_{MA}} [\Omega]$$

 V_{OUT} : Output Voltage [V]

 $F_{\it CRS}$: Crossover Frequency [Hz]

 C_{OUT} : Output Capacitance [F]

 V_{FR} : Feedback Reference Voltage (0.8V (Typ))

 G_{MP} : Current Sense Gain (13A/V (Typ))

 G_{MA} : Error Amplifier Trans conductance (260µA/V(Typ))

(2) Selection of Phase Compensation Capacitance CITH


For stable operation of the DC/DC converter, zero for compensation cancels the phase delay due to the pole formed by the load.

The phase compensation capacitance C_{ITH} can be determined by using the following equation.

$$C_{ITH} = \frac{C_{OUT} \times V_{OUT}}{R_{ITH} \times I_{OUT}} [F]$$

(3) Loop stability

To ensure the stability of the DC/DC converter, make sure that a sufficient phase margin is provided. A phase margin of at least 45° in the worst conditions is recommended.






Figure 52. Phase Compensation Circuit

Figure 53. Bode Plot

PCB Layout Design

In the buck DC/DC converter a large pulse current flows into two loops. The first loop is the one into which the current flows when the high-side FET is turned on. The flow starts from the input capacitor C_{IN} , runs through the FET, inductor L and output capacitor C_{OUT} and back to GND of C_{IN} via GND of C_{OUT} . The second loop is the one into which the current flows when the low-side FET is turned on. The flow starts from the low-side FET, runs through the inductor L and output capacitor C_{OUT} and back to GND of the low-side FET via GND of C_{OUT} . Route these two loops as thick and as short as possible to allow noise to be reduced for improved efficiency. It is recommended to connect the input and output capacitors directly to the GND plane. The PCB layout has a great influence on the DC/DC converter in terms of all of the heat generation, noise and efficiency characteristics.






Figure 54. Current Loop of Buck DC/DC Converter

Accordingly, design the PCB layout considering the following points.

- Connect an input capacitor as close as possible to the IC PVIN terminal on the same plane as the IC.
- If there is any unused area on the PCB, provide a copper foil plane for the GND node to assist heat dissipation from the IC and the surrounding components.
- Switching nodes such as SW are susceptible to noise due to AC coupling with other nodes. Route the coil pattern as thick and as short as possible.
- Provide lines connected to FB and ITH far from the SW nodes.
- Place the output capacitor away from the input capacitor in order to avoid the effect of harmonic noise from the input.







Bottom Layer

Figure 55. Example of evaluation board layout