# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



## **BLE113**

DATA SHEET Friday, 06 March 2015

Version 1.45



#### Copyright © 2000-2015 Bluegiga Technologies

All rights reserved.

Bluegiga Technologies assumes no responsibility for any errors which may appear in this manual. Furthermore, Bluegiga Technologies reserves the right to alter the hardware, software, and/or specifications detailed here at any time without notice and does not make any commitment to update the information contained here. Bluegiga's products are not authorized for use as critical components in life support devices or systems.

The WRAP is a registered trademark of Bluegiga Technologies

The *Bluetooth* trademark is owned by the Bluetooth SIG Inc., USA and is licensed to Bluegiga Technologies. All other trademarks listed herein are owned by their respective owners.

#### **VERSION HISTORY**

Version	Comment
1.0	Preliminary datasheet -> production datasheet. No changes
1.1	Pull-up resistors added to P1_0 and P1_1 in the example schematic
1.2	5 mm restriction removed from the FCC statement
1.3	Product code for 256k variant added. Peripheral mapping table: analog comparator added. Added note that pins configured as peripheral I/O signals do not have pull-up / -down capability. RF Characteristics added.
1.4	Product numbering updated
1.41	CE info
1.42	Updated FCC ID in one incorrect location
1.43	PIO current drive capability figures added
1.44	Current consumption profile added
1.45	SPI slave mode removed

### TABLE OF CONTENTS

1	BL	E113 Product numbering6								
2	Pi	out and Terminal Description7								
	2.1	I/O Ports	10							
	2.2	UART	10							
	2.3	Electrical Characteristics	11							
	2.4	Absolute Maximum Ratings	11							
	2.5	Recommended Operating Conditions	11							
	2.6	DC Characteristics	11							
	2.7	Current Consumption	13							
	2.8	RF Characteristics	14							
	2.9	Antenna characteristics	15							
3	Pł	nysical Dimensions	18							
4	Po	ower-On Reset and Brownout Detector	20							
5	De	esign Guidelines	21							
	5.1	General Design Guidelines	21							
	5.2	Layout Guide Lines	21							
	5.3	BLE113-A Layout Guide	22							
6	Sc	oldering Recommendations	24							
7	Bl	ock diagram	25							
8	Ce	ertifications	28							
	8.1	Bluetooth	28							
	8.2	FCC and IC	28							
	8.2	2.1 FCC et IC	29							
	8.3	CE	31							
	8.4	MIC Japan	31							
	8.5	KCC (Korea)	31							
9	Сс	ontact Information	32							



#### BLE113 Bluetooth® Smart Module

#### DESCRIPTION

BLE113 is a *Bluetooth* Smart module targeted for small and low power sensors and accessories. It integrates all features required for a *Bluetooth* Smart application: *Bluetooth* radio, software stack and GATT based profiles.

BLE113 *Bluetooth* Smart module can also host end user applications, which means no external micro controller is required in size or price constrained devices.

BLE113 module has flexible hardware interfaces to connect to different peripherals and sensors. BLE113 can be powered directly from a standard 3V coin cell battery or pair of AAA batteries.

In lowest power sleep mode it consumes only 500nA and will wake up in few hundred microseconds.

#### **APPLICATIONS:**

- Health and fitness sensors
- Medical sensors
- iPhone and iPad accessories
- Security and proximity tags
- Key fobs
- Smart home sensors and collectors
- Wireless keys
- HID keyboards and mice

#### **KEY FEATURES:**

- *Bluetooth* v. 4.0, single mode compliant
  - Supports master and slave modes
  - Up to eight connections
- Integrated *Bluetooth* Smart stack
  - GAP, GATT, L2CAP and SMP
  - Bluetooth Smart profiles
- Radio performance
  - TX power : 0 dBm to -23 dBm
  - Receiver sensitivity: -93 dBm
- Ultra low current consumption
  - Transmit: 18.2 mA (0dBm)
  - Transmit: 14.3 mA (0dBm + DC/DC)
  - o Receive: 14.3 mA
  - o Sleep mode 3: 0.4 uA
- Flexible peripheral interfaces
  - UART and SPI
  - $\circ$   $\,$  I2C, PWM and GPIO  $\,$
  - o 12-bit ADC
- Host interfaces: o UART
- Programmable 8051 processor for standalone operation
- Dimensions: 9.15 x 15.75 x 2.1 mm
- *Bluetooth*, CE, FCC, IC, South Korea and Japan qualified

## 1 BLE113 Product numbering

Product code	Description
BLE113-A	BLE113 with integrated chip antenna, 128k flash memory
BLE113-A-M256K	BLE113 with integrated chip antenna, 256k flash memory

## 2 Pinout and Terminal Description



Figure 1: BLE113

RESET	34		Active low reset. Internal pull-up.
GND	1 - 7, 18, 25, 36	GND	GND
DVDD	17	Supply voltage	Supply voltage 2V - 3.6V
AVDD	8	Supply voltage	Supply voltage 2V - 3.6V

Table 1: Supply and RF Terminal Descriptions

PIN NUMBER	PIN NAME	ΡΙΝ ΤΥΡΕ	DESCRIPTION					
9	P2_2							
10	P2_1							
11	P2_0	1						
12	P1 7	1						
13	P1_6	]						
19	P1_5							
20	P1_4							
21	P1_3		Canfigurable I/O north Cas table 2					
22	P1_2	Digital 1/0	Configurable I/O port, See table 3					
26	P0_7							
27	P0_6							
28	P0_5							
29	P0_4							
30	P0_3							
31	P0_2							
32	P0_1							
33	P0_0							
23	P1_1	Digital I/O	Configurable I/O port with 20mA driving					
24	P1_0	Digital 1/0	capability, See table 3					
14	SCL	I <sup>2</sup> C clock or digital I/O	Can be used as $I^2C$ clock pin or digital I/O. Leave floating if not used. If grounded disable pull up.					
15	SDA	I <sup>2</sup> C data or digital I/O	Can be used as I <sup>2</sup> C data pin or digital I/O. Leave floating if not used. If grounded disable pull up.					

Table	2:	Terminal	Descriptions
-------	----	----------	--------------

PERIPHERAL /		P0							P1								P2			HARDWARE.XML Example (*	
FUNCTION	I	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	2	1	0	
Analog Comparato	or			+	-																(***
ADC		A7	A6	A5	A4	A3	A2	A1	A0												(***
LISART O SPI (**	Alt.1			С	SS	MO	MI														<usart <="" alternate="1" channel="0" mode="spi_master" td=""></usart>
	Alt.2											MO	MI	С	SS						<usart <="" alternate="2" channel="0" mode="spi_master" td=""></usart>
	Alt.1			RT	СТ	ТΧ	RX														<usart <="" alternate="1" channel="0" mode="uart" td=""></usart>
USAITI U UAITI	Alt.2											ТΧ	RX	RT	СТ						<usart <="" alternate="2" channel="0" mode="uart" td=""></usart>
	Alt.1			MI	МО	С	SS														<usart <="" alternate="1" channel="1" mode="spi_master" td=""></usart>
034111311(	Alt.2									MI	MO	С	SS								<usart <="" alternate="2" channel="1" mode="spi_master" td=""></usart>
	Alt.1			RX	ТΧ	RT	СТ														<usart <="" alternate="1" channel="1" mode="uart" td=""></usart>
USANI I UANI	Alt.2									RX	ТΧ	RT	СТ								<usart <="" alternate="2" channel="1" mode="uart" td=""></usart>
	Alt.1		4	3	2	1	0														<timer <="" alternate="1" index="1" td=""></timer>
	Alt.2	3	4												0	1	2				<timer <="" alternate="2" index="1" td=""></timer>
	Alt.1												1	0							<timer <="" alternate="1" index="3" td=""></timer>
TIMETTO	Alt.2	lt.2								1	0										<timer <="" alternate="2" index="3" td=""></timer>
	Alt.1															1	0				<timer <="" alternate="1" index="4" td=""></timer>
	Alt.2																		0 <timer <="" index="4" td=""><td><timer <="" alternate="2" index="4" td=""></timer></td></timer>		<timer <="" alternate="2" index="4" td=""></timer>
DEBUG																		DC	DD		
OBSSEL												5	4	3	2	1	0				

\*) Refer to Profile Toolkit Developer Guide for detailed settings

\*\*) SS is the slave select signal when BLE113 is set as SPI slave. When set as SPI master, any available I/O can be used as chip select signal of BLE113

\*\*\*) The analog comparator and the ADC will be turned on automatically when taken in use and the configuration is done using API (Application Programming Interface). Refer to Bluetooth Smart Software API Reference

NOTE: Pins configured as peripheral I/O signals do not have pull-up / -down capability

#### Table 3:Peripheral I/O Pin Mapping

## 2.1 I/O Ports

Each I/O port can be configured as an input or output. When configured as input, each I/O port, except pins P1\_0 and P1\_1, can also be configured with internal pull-up, pull-down or tri-state. Pull-down or pull-up can only be configured to whole port, not individual pins. Unused I/O pins should have defined level and not be floating. See the Profile Toolkit developer guide for more information about the configuration.

During reset the I/O pins are configured as inputs with pull-ups. P1\_0 and P1\_1 are inputs but do not have pull-up or pull-down.

NOTE: Pins configured as peripheral I/O signals do not have pull-up / -down capability

### 2.2 UART

UART baud rate can be configured up 2 Mbps. See the Profile Toolkit developer guide for more information. Following table lists commonly used baud rates for BLE113

Baud rate (bps)	Error (%)
2400	0.14
4800	0.14
9600	0.14
14 400	0.03
19 200	0.14
28 800	0.03
38 400	0.14
57 600	0.03
76 800	0.14
115 200	0.03
230 400	0.03

Table 4: Commonly used baud rates for BLE113

## 2.3 Electrical Characteristics

## 2.4 Absolute Maximum Ratings

Note: These are absolute maximum ratings beyond which the module can be permanently damaged. These are not maximum operating conditions. The maximum recommended operating conditions are in the table 6.

Rating	Min	Мах	Unit
Storage Temperature	-40	+85	°C
AVDD, DVDD	-0.3	3.9	V
Other Terminal Volatages	VSS-0.4	VDD+0.4	V

\*)All supply nets must have the same voltage

#### Table 5: Absolute Maximum Ratings

### 2.5 Recommended Operating Conditions

Rating	Min	Мах	Unit
Operationg Temperature Range	-40	+85	°C
AVDD, DVDD (*	2.0	3.6	V

\*) Supply voltage noise should be less than 10mVpp. Excessive noise at the supply voltage will reduce the RF performance.

#### **Table 6: Recommended Operating Conditions**

#### 2.6 DC Characteristics

Parameter	Test Conditions	Min	Тур	Мах	Unit
Logic-0 input voltage				0.5	V
Logic-1 input voltage	DVDD =3V0	2.5			V
Logic-0 input current	Input equals 0V	-50		50	nA
Logic-1 input current	Input equals VDD	-50		50	nA
I/O pin pull-up and pull-down resistors			20		kΩ
Logic-0 output voltage, 4 mA pins	Output load 4 mA			0.5(*	V
Logic-1 output voltage, 4 mA pins	Output load 4 mA	2.4(*			V

#### \*) See Figure 2 and Figure 3

#### Table 7: DC Characteristics @ VDD=3.0V

For detailed I/O terminal characteristic and timings refer to the CC2541 datasheet available in (<u>http://www.ti.com/lit/ds/symlink/cc2541.pdf</u>)



Figure 2: 4mA PIO Current Drive Capability @ VDD=3.0V



Figure 3: 20mA PIO (P1\_0 and P1\_1) Current Drive Capability @ VDD=3.0V

## 2.7 Current Consumption

Power mode	hardware.xml	Min	Тур	Max	Unit
	<txpower power="1"></txpower> <slow clock="" enable="true"></slow>		18.2		mA
	<txpower power="7"></txpower> <slow clock="" enable="true"></slow>		18.3		mA
Transmit	<txpower power="15"></txpower> <slow clock="" enable="true"></slow>		20.7		mA
I ransmit	<txpower power="1"></txpower> <slow clock="" enable="false"></slow>		23.6		mA
	<txpower power="7"></txpower> <slow clock="" enable="false"></slow>		23.6		mA
	<txpower power="15"></txpower> <slow clock="" enable="false"></slow>		26.1		mA
Beceive	<slow clock="" enable="true"></slow>		21.9		mA
	<slow clock="" enable="false"></slow>		18.2         18.3         20.7         23.6         23.6         26.1         21.9         27.0         270         1         0.5		mA
Power mode 1			270		μΑ
Power mode 2			1		μΑ
Power mode 3			0.5		μΑ

 Table 8: Current consumption of BLE113







Figure 5: Current consumption profile of BLE113, HR example, advertising

## 2.8 RF Characteristics

Parameter	Min	Тур	Max	Unit
Transmit power	-1.5	0	1	dBm
Receiver Sensitivity		-93		dBm
Gain of the Antenna			0.5	dBi
Efficiency of the antenna		30		%

Table 9: RF Characteristic of BLE113



Figure 6: BLE113 TX power as a function of the setting in the HW configuration file

## 2.9 Antenna characteristics

The antenna is monopole type of chip antenna. The antenna impedance matching is optimized for 1 mm - 2 mm mother board PCB thickness. The radiation pattern is impacted by the layout of the mother board. Typically the highest gain is towards GND plane and weakest gain away from the GND plane. Figures 4 - 6 show the radiation pattern of BLE113 when mounted to the development board.

The typical efficiency of the antenna is 25...35% depending on the mother board layout. Maximum gain is 0.5 dBi.



Figure 7: Radiation pattern of BLE113, top view



Figure 8: Radiation pattern of BLE113, front view



Figure 9: Radiation pattern of BLE113, side view

## **3** Physical Dimensions















Figure 13: Recommended land pattern for BLE113-A

## 4 Power-On Reset and Brownout Detector

BLE113 includes a power-on reset (POR), providing correct initialization during device power on. It also includes a brownout detector (BOD) operating on the regulated 1.8-V digital power supply only. The BOD protects the memory contents during supply voltage variations which cause the regulated 1.8-V power to drop below the minimum level required by digital logic, flash memory, and SRAM. When power is initially applied, the POR and BOD hold the device in the reset state until the supply voltage rises above the power-on-reset and brownout voltages.

## 5 Design Guidelines

#### 5.1 General Design Guidelines

LE113 can be used directly with a coin cell battery. Due to relatively high internal resistance of a coin cell battery it is recommended to place a 100uF capacitor in parallel with the battery. The internal resistance of a coin cell battery is initially in the range of 10 ohms but the resistance increases rapidly as the capacity is used. Basically the higher the value of the capacitor the higher is the effective capacity of the battery and thus the longer the life time for the application. The minimum value for the capacitor depends on the end application and the maximum transmit power used. The leakage current of a 100uF capacitor is in the range of 0.5 uA to 3 uA and generally ceramic capacitors have lower leakage current than tantalum or aluminum electrolytic capacitors.

Optionally TI's TPS62730 can be used to reduce the current consumption during TX/RX and data processing stages. TPS62730 is an ultra low power DC/DC converter with by-pass mode and will reduce the current consumption during transmission nominally by ~20% when using 3V coin cell battery.



## Figure 14: Example schematic for BLE113 with a coin cell battery, TPS62730 DCDC converter and an I2C accelerometer

#### 5.2 Layout Guide Lines

Use good layout practices to avoid excessive noise coupling to supply voltage traces or sensitive analog signal traces. If using overlapping ground planes use stitching vias separated by max 3 mm to avoid emission from the edges of the PCB. Connect all the GND pins directly to a solid GND plane and make sure that there is a low impedance path for the return current following the signal and supply traces all the way from start to the end.

A good practice is to dedicate one of the inner layers to a solid GND plane and one of the inner layers to supply voltage planes and traces and route all the signals on top and bottom layers of the PCB. This arrangement will make sure that any return current follows the forward current as close as possible and any loops are minimized.



Figure 15: Typical 4-layer PCB construction





## 5.3 BLE113-A Layout Guide

For optimal performance of the antenna place the module at the corner of the PCB as shown in the figure 14. Do not place any metal (traces, components, battery etc.) within the clearance area of the antenna. Connect all the GND pins directly to a solid GND plane. Place the GND vias as close to the GND pins as possible. Use good layout practices to avoid any excessive noise coupling to signal lines or supply voltage lines. Avoid placing plastic or any other dielectric material closer than 5 mm from the antenna. Any dielectric closer than 5 mm from the antenna will detune the antenna to lower frequencies.



Figure 17: Recommended layout for BLE113-A



Figure 18: Typical return loss of BLE113-A with two different mother board PCB thickness

## 6 Soldering Recommendations

BLE113 is compatible with industrial standard reflow profile for Pb-free solders. The reflow profile used is dependent on the thermal mass of the entire populated PCB, heat transfer efficiency of the oven and particular type of solder paste used. Consult the datasheet of particular solder paste for profile configurations.

Bluegiga Technologies will give following recommendations for soldering the module to ensure reliable solder joint and operation of the module after soldering. Since the profile used is process and layout dependent, the optimum profile should be studied case by case. Thus following recommendation should be taken as a starting point guide.

- Refer to technical documentations of particular solder paste for profile configurations
- Avoid using more than one flow.
- Reliability of the solder joint and self-alignment of the component are dependent on the solder volume. Minimum of 150μm stencil thickness is recommended.
- Aperture size of the stencil should be 1:1 with the pad size.
- A low residue, "no clean" solder paste should be used due to low mounted height of the component.



Figure 19: Reference reflow profile

## 7 Block diagram

BLE113 is based on TI's CC2541 chip. Embedded 32 MHz and 32.768 kHz crystals are used for clock generation. Matched balun and low pass filter provide optimal radio performance with extremely low spurious emissions. Small ceramic chip antenna gives good radiation efficiency even when the module is used in layouts with very limited space.



Figure 20: Simplified block diagram of BLE113

#### **CPU and Memory**

The 8051 CPU core is a single-cycle 8051-compatible core. It has three different memory access buses (SFR, DATA, and CODE/XDATA), a debug interface, and an 18-input extended interrupt unit.

The memory arbiter is at the heart of the system, as it connects the CPU and DMA controller with the physical memories and all peripherals through the SFR bus. The memory arbiter has four memory-access points, access of which can map to one of three physical memories: an SRAM, flash memory, and XREG/SFR registers. It is responsible for performing arbitration and sequencing between simultaneous memory accesses to the same physical memory.

The SFR bus is a common bus that connects all hardware peripherals to the memory arbiter. The SFR bus also provides access to the radio registers in the radio register bank, even though these are indeed mapped into XDATA memory space.