

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







BLM8D1822S-50PB; BLM8D1822S-50PBG LDMOS 2-stage integrated Doherty MMIC

AMPLEON

Rev. 3 — 23 November 2017

Product data sheet

Product profile 1.

1.1 General description

The BLM8D1822S-50PB(G) is a dual section, 2-stage fully integrated Doherty MMIC solution using Ampleon's state of the art GEN8 LDMOS technology. The carrier and peaking device, input splitter and output combiner are integrated in a single package. This multiband device is perfectly suited as general purpose driver or small cell final in the frequency range from 1805 MHz to 2170 MHz. Available in gull wing or flat lead outline.

Table 1. **Performance**

Typical RF performance at T_{case} = 25 °C; I_{Dq} = 104 mA (carrier); V_{GSq(peaking)} = V_{GSq(carrier)} − 0.65 V. Test signal: 3GPP test model 1; 64 DPCH; PAR = 9.9 dB at 0.01% probability on CCDF; per section.

Test signal	f	V _{DS}	P _{L(AV)}	G _p	ησ	ACPR _{5M}
	(MHz)	(V)	(W)	(dB)	(%)	(dBc)
single carrier W-CDMA	2167.5	28	5	26.5	37	-34

1.2 Features and benefits


- Integrated input splitter
- Integrated output combiner
- High efficiency
- Designed for broadband operation (frequency 1805 MHz to 2170 MHz)
- High section-to-section isolation enabling multiple combinations
- Integrated temperature compensated bias
- Independent control of carrier and peaking bias
- Integrated ESD protection
- Excellent thermal stability
- Source impedance 50 Ω ; high power gain
- Compliant to Directive 2002/95/EC, regarding restriction of hazardous substances (RoHS)

1.3 Applications

- RF power MMIC for multi-carrier and multi-standard GSM, W-CDMA and LTE base stations in the 1805 MHz to 2170 MHz frequency range. Possible circuit topologies are the following as also depicted in Section 8.1:
 - ◆ Dual section or single ended
 - Quadrature combined
 - Push-pull

2. Pinning information

2.1 Pinning



2.2 Pin description

Table 2. Pin description

Symbol	Pin	Description	
V _{DS(A1)}	1	drain-source voltage of driver stages of section A	
V _{GS(A_P)}	2	te-source voltage of peaking A_P	
V _{GS(A_C)}	3	gate-source voltage of carrier A_C	
RF_IN_A	4	RF input section A	
n.c.	5	not connected	
n.c.	6	not connected	
n.c.	7	not connected	

Table 2. Pin description ...continued


Symbol	Pin	Description
n.c.	8	not connected
n.c.	9	not connected
n.c.	10	not connected
RF_IN_B	11	RF input section B
V _{GS(B_C)}	12	gate-source voltage of carrier B_C
V _{GS(B_P)}	13	gate-source voltage of peaking B_P
V _{DS(B1)}	14	drain-source voltage of driver stages of section B
RF_OUT_B/V _{DS(B2)}	15	RF output section B / drain-source voltage of final stages of section B
RF_OUT_A/V _{DS(A2)}	16	RF output section A / drain-source voltage of final stages of section A
GND	flange	RF ground

3. Ordering information

Table 3. Ordering information

Type number	Package					
	Name	Description	Version			
BLM8D1822S-50PB	-	plastic, heatsink small outline package; 16 leads (flat)	SOT1211-3			
BLM8D1822S-50PBG	-	plastic, heatsink small outline package; 16 leads	SOT1212-3			

4. Block diagram



5. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{DS}	drain-source voltage		-	65	V
V_{GS}	gate-source voltage		-0.5	+13	V
T _{stg}	storage temperature		-65	+150	°C
Tj	junction temperature	[1]	-	225	°C
T _{case}	case temperature		-	150	°C

^[1] Continuous use at maximum temperature will affect the reliability. For details refer to the online MTF calculator.

6. Thermal characteristics

Table 5. Thermal characteristics

Measured for total device.

Symbol	Parameter	Conditions	Value	Unit
R _{th(j-c)}	thermal resistance from junction to case	T _{case} = 90 °C; P _L = 10 W [1]	1.06	K/W
		T _{case} = 90 °C; P _L = 20 W [1]	0.86	K/W

^[1] When operated with a 1-carrier W-CDMA with PAR = 8 dB.

7. Characteristics

Table 6. DC characteristics

 T_{case} = 25 °C; per section unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Carrier						
V_{GSq}	gate-source quiescent voltage	V _{DS} = 28 V; I _D = 104 mA	1.6	2.1	2.5	V
I _{DSX}	drain cut-off current	V _{GS} = 5.65 V; V _{DS} = 10 V [1	l –	2.60	-	Α
		V _{GS} = 5.65 V; V _{DS} = 10 V [2	l -	0.52	-	Α
I _{GSS}	gate leakage current	V _{GS} = 1 V; V _{DS} = 0 V	-	-	140	nA
Peaking					•	
I _{DSX}	drain cut-off current	V _{GS} = 5.65 V; V _{DS} = 10 V [1	l -	2.74	-	Α
		V _{GS} = 5.65 V; V _{DS} = 10 V [2	l -	0.57	-	Α
I _{GSS}	gate leakage current	V _{GS} = 1 V; V _{DS} = 0 V	-	-	140	nA
Final sta	ges				•	
V _{(BR)DSS}	drain-source breakdown voltage	V _{GS} = 0 V; I _D = 300 mA	65	-	-	V
I _{DSS}	drain leakage current	V _{GS} = 0 V; V _{DS} = 28 V	-	-	1.4	μΑ
Driver st	ages				•	
V _{(BR)DSS}	drain-source breakdown voltage	$V_{GS} = 0 \text{ V}; I_D = 60 \text{ mA}$	65	-	-	V
I _{DSS}	drain leakage current	V _{GS} = 0 V; V _{DS} = 28 V	-	-	1.4	μΑ

^[1] Final stage.

^[2] Driver stage.

LDMOS 2-stage integrated Doherty MMIC

Table 7. RF Characteristics

Typical RF performance at T_{case} = 25 °C; V_{DS} = 28 V; I_{Dq} = 104 mA (carrier); $V_{GSq(peaking)}$ = $V_{GSq(carrier)}$ – 0.65 V; $P_{L(AV)}$ = 5 W. Unless otherwise specified, measured in an Ampleon straight lead production circuit.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Test sign	al: single carrier W-CDMA [1]		·			
Gp	power gain	f = 1807.5 MHz	-	26	-	dB
		f = 2167.5 MHz	24.5	26.5	28.5	dB
η_{D}	drain efficiency	f = 2167.5 MHz	31	37	-	%
RLin	input return loss	f = 2167.5 MHz	-	-19	-10	dB
ACPR _{5M}	adjacent channel power ratio (5 MHz)	f = 2167.5 MHz	-	-34	-26	dBc
PARO	output peak-to-average ratio	f = 2167.5 MHz	6.7	7.8	-	dB

^{[1] 3}GPP test model 1; 64 DPCH; PAR = 9.9 dB at 0.01% probability on CCDF.

8. Application information


Table 8. Typical performance

 T_{case} = 25 °C; V_{DS} = 28 V; I_{Dq} = 190 mA (carrier and peaking). Test signal: 1-carrier W-CDMA; test model 1; 64 DPCH; PAR = 9.9 dB at 0.01 % probability CCDF; unless otherwise specified, measured in an Ampleon f = 1805 MHz to 2170 MHz combined integrated Doherty application circuit (see <u>Figure 3</u> for the component layout and <u>Figure 4</u> for the electrical schematic).

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
P _{L(1dB)}	output power at 1 dB gain compression	f = 1960 MHz	[1]	-	48.4	-	dBm
φ _{s21} /φ _{s21(norm)}	normalized phase response	at 3 db compression point; f = 1960 MHz	[1]	-	-0.4	-	0
η _D	drain efficiency	8 db OBO (P _L = 40.4 dBm); f = 1960 MHz		-	38.9	-	%
Gp	power gain	P _{L(AV)} = 40.4 dBm; f = 1960 MHz		-	25	-	dB
B _{video}	video bandwidth	P _{L(AV)} set to obtain IMD3 = -30 dBc; 2-tone CW; f = 1960 MHz		-	185	-	MHz
G _{flat}	gain flatness	P _{L(AV)} = 40.4 dBm; f = 1805 MHz to 2170 MHz		-	1	-	dB
ACPR _{5M}	adjacent channel power ratio (5M)	P _{L(AV)} = 40.4 dBm; f = 1960 MHz		-	-38.2	-	dB
ΔG/ΔΤ	gain variation with temperature	f = 2140 MHz		-	0.04	-	dB/°C
s ₁₂ ²	isolation	between sections A and B; P _{L(AV)} = 15.2 dBm; f = 2140 MHz; measured on dual section evaluation board		-	24	-	dB
K	Rollett stability factor	T _{case} = -40 °C; f = 0.3 GHz to 3 GHz	[2]	-	>3	-	

^{[1] 25} ms CW power sweep measurement.

^[2] For both sections (S-parameters measured with load pull jig).




All information provided in this document is subject to legal disclaimer:


Product data sheet


Fig 4.

Electrical schematic

8.1 Possible circuit topologies







8.2 Ruggedness in a Doherty operation

The BLM8D1822S-50PB and BLM8D1822S-50PBG are capable of withstanding a load mismatch corresponding to VSWR = 10 : 1 through all phases under the following conditions: V_{DS} = 32 V; I_{Dq} = 104 mA (carrier); $V_{GSq(peaking)}$ = $V_{GSq(carrier)}$ – 0.65 V; P_i corresponding to $P_{L(3dB)}$ under Z_S = 50 Ω load; f = 2140 MHz (CW); T_{case} = 25 °C per section unless otherwise specified

8.3 Impedance information

Table 9. Typical impedance for optimum Doherty operation


Measured load-pull data per section; test signal: pulsed CW; T_{case} = 25 °C; V_{DS} = 28 V; I_{Dq} = 104 mA (carrier); $V_{GSq(peaking)}$ = $V_{GSq(carrier)}$ – 0.65 V; t_p = 100 μ s; δ = 10 %. Typical values per section unless otherwise specified.

	tuned for optimu	m Doherty opera	ition		
f	Z _L	G _{p(max)}	PL	η _{add} [1]	η _{add} [2]
(MHz)	(Ω)	(dB)	(dBm)	(%)	(%)
BLM8D18	322S-50PB				
1700	4.20 – j2.10	27.1	45.2	46.1	39.0
1800	4.00 – j2.90	28.6	45.2	48.8	41.4
1900	3.85 – j3.90	27.6	45.2	47.1	42.1
2000	4.90 – j5.50	27.5	45.2	49.4	43.2
2100	5.40 – j5.70	27.5	45.2	53.5	41.9
2200	8.00 – j5.20	27.1	45.2	55.3	40.6
2300	9.10 – j4.70	25.6	45.2	53.8	37.4
BLM8D18	322S-50PBG		,		
1700	4.20 – j3.90	27.8	45.2	43.3	37.8
1800	4.10 – j4.50	28.1	45.2	45.4	39.7
1900	3.90 – j6.00	27.6	45.2	45.4	40.8
2000	4.60 – j7.80	27.3	45.2	45.2	40.1
2100	5.40 – j8.40	27.7	45.3	50.1	52.0
2200	8.20 - j8.50	27.5	45.2	53.0	38.6
2300	9.50 - j7.50	26.2	45.2	54.7	36.2

^[1] at 45 dBm (nearly 3 dB compression point).

^[2] at 37 dBm (nearly 8 dB OBO point).

8.4 Graphs



 $T_{case} = 25 \, ^{\circ}C; \, V_{DS} = 28 \, V;$


 $I_{Dq(A_P)} + I_{Dq(A_C)} + I_{Dq(B_P)} + I_{Dq(B_C)} = 190$ mA (carrier and peaking);

$$\begin{split} &V_{GS(A_C)} = V_{GS(B_C)} = 2.77 \text{ V (carrier);} \\ &V_{GS(A_P)} = V_{GS(B_P)} = 1.65 \text{ V (peaking).} \end{split}$$

Test signal: CW.

- (1) magnitude of G_p
- (2) magnitude of RLin

Fig 8. Wideband power gain and input return loss as function of frequency; typical values



 $T_{case} = 25 \, ^{\circ}C; \, V_{DS} = 28 \, V;$


 $I_{Dq(A_P)} + I_{Dq(A_C)} + I_{Dq(B_P)} + I_{Dq(B_C)} = 190$ mA (carrier and peaking);

 $\begin{array}{l} .\\ V_{GS(A_C)} = V_{GS(B_C)} = 2.77 \text{ V (carrier);} \\ V_{GS(A_P)} = V_{GS(B_P)} = 1.65 \text{ V (peaking).} \\ \text{Test signal: CW.} \end{array}$

- (1) magnitude of G_p
- (2) magnitude of RLin

Fig 9. In-band power gain and input return loss as function of frequency; typical values

LDMOS 2-stage integrated Doherty MMIC



 $T_{case} = 25 \, ^{\circ}C; \, V_{DS} = 28 \, V;$

 $I_{Dq(A_P)} + I_{Dq(A_C)} + I_{Dq(B_P)} + I_{Dq(B_C)} = 190 \text{ mA (carrier and peaking);}$


 $V_{GS(A_C)} = V_{GS(B_C)} = 2.77 \text{ V (carrier)};$

 $V_{GS(A_P)} = V_{GS(B_P)} = 1.65 \text{ V (peaking)}.$ Test signal: CW.

(1) f = 1805 MHz

- (2) f = 1960 MHz
- (3) f = 2170 MHz

Fig 10. Power gain and drain efficiency as function of output power; typical values



 $T_{case} = 25 \, ^{\circ}C; \, V_{DS} = 28 \, V;$

 $I_{Dq(A_P)} + I_{Dq(A_C)} + I_{Dq(B_P)} + I_{Dq(B_C)} = 190$ mA (carrier and peaking);


 $V_{GS(A\ C)} = V_{GS(B\ C)} = 2.77\ V \text{ (carrier)};$

 $V_{GS(A_P)} = V_{GS(B_P)} = 1.65 \text{ V (peaking)}.$

Test signal: 25 ms CW power sweep.

- (1) f = 1805 MHz
- (2) f = 1960 MHz
- (3) f = 2170 MHz

Fig 11. Normalized phase response as a function of output power; typical values




 $T_{case} = 25 \, ^{\circ}\text{C}; \ V_{DS} = 28 \, \text{V}; \ I_{Dq(A_P)} + I_{Dq(A_C)} + I_{Dq(B_P)} + I_{Dq(B_C)} = 190 \, \text{mA} \, \text{(carrier and peaking)}; \ V_{GS(A_C)} = V_{GS(B_C)} = 2.77 \, \text{V} \, \text{(carrier)}; \ V_{GS(A_P)} = V_{GS(B_P)} = 1.65 \, \text{V} \, \text{(peaking)}. \ \text{Test signal: 2-tone CW; } f_c = 1960 \, \text{MHz}.$

- (1) IMD low
- (2) IMD high

Fig 12. Intermodulation distortion as a function of tone spacing; typical values

LDMOS 2-stage integrated Doherty MMIC



 $T_{case} = 25 \, ^{\circ}C; \, V_{DS} = 28 \, V;$

 $I_{Dq(A_P)} + I_{Dq(A_C)} + I_{Dq(B_P)} + I_{Dq(B_C)} = 190 \text{ mA (carrier and peaking)};$


 $V_{GS(A\ C)} = V_{GS(B\ C)} = 2.77\ V$ (carrier);

 $V_{GS(A P)} = V_{GS(B P)} = 1.65 \text{ V (peaking)}.$

Test signal: 1-carrier W-CDMA; test model 1; 64 DCPH; PAR 9.9 dB at 0.01 % probability CCDF.

- (1) f = 1805 MHz
- (2) f = 1960 MHz
- (3) f = 2170 MHz

Fig 13. Power gain and drain efficiency as function of output power; typical values



 $T_{case} = 25 \, ^{\circ}C; \, V_{DS} = 28 \, V;$

 $I_{Dq(A_P)} + I_{Dq(A_C)} + I_{Dq(B_P)} + I_{Dq(B_C)} = 190$ mA (carrier and peaking);

 $V_{GS(A\ C)} = V_{GS(B\ C)} = 2.77\ V \text{ (carrier)};$


 $V_{GS(A P)} = V_{GS(B P)} = 1.65 \text{ V (peaking)}.$

Test signal: 1-carrier W-CDMA; test model 1; 64 DCPH; PAR 9.9 dB at 0.01 % probability CCDF.

- (1) f = 1805 MHz
- (2) f = 1960 MHz
- (3) f = 2170 MHz

Fig 14. Output peak-to-average ratio and peak output power as function of output power; typical values

LDMOS 2-stage integrated Doherty MMIC



 T_{case} = 25 °C; V_{DS} = 28 V;

 $I_{Dq(A_P)}+I_{Dq(A_C)}+I_{Dq(B_P)}+I_{Dq(B_C)}$ = 190 mA (carrier and peaking);


 $V_{GS(A\ C)} = V_{GS(B\ C)} = 2.77\ V$ (carrier);

 $V_{GS(A_P)} = V_{GS(B_P)} = 1.65 \text{ V (peaking)}.$

Test signal: 1-carrier W-CDMA; test model 1; 64 DCPH; PAR 9.9 dB at 0.01 % probability CCDF.

- (1) f = 1805 MHz
- (2) f = 1960 MHz
- (3) f = 2170 MHz

Fig 15. Adjacent channel power ratio as function of output power; typical values



 T_{case} = 25 °C; V_{DS} = 28 V; I_{Dq} = 190 mA (carrier and peaking); measured on dual section evaluation board.

Fig 16. Isolation as a function of frequency; typical values

9. Package outline




Fig 17. Package outline SOT1211-3 (sheet 1 of 2)

SOT1211-3

	Drawing Notes
Items	Description
	Dimensions are excluding mold protrusion. Areas located adjacent to the leads have a maximum mold protrusion of 0.25
(1)	mm (per side) and 0.62 mm max. in length. In between the 14 leads the protrusion is 0.25 mm. max. At all other areas the
	mold protrusion is maximum 0.15 mm per side. See also detail B.
(2)	The metal protrusion (tie bars) in the corner will not stick out of the molding compound protrusions (detail A).
(3)	The lead dambar (metal) protrusions are not included. Add 0.14 mm max to the total lead dimension at the dambar location
(4)	The lead coplanarity over all leads is 0.1 mm maximum.
(5)	Dimension is measured 0.5 mm from the edge of the top package body.
(6)	The hatched area indicates the exposed metal heatsink.
(7)	The leads and exposed heatsink are plated with matte Tin (Sn).




Fig 18. Package outline SOT1211-3 (sheet 2 of 2)




Fig 19. Package outline SOT1212-3 (sheet 1 of 2)

LDMOS 2-stage integrated Doherty MMIC

SOT1212-3

	Drawing Notes			
Items	Description			
	Dimensions are excluding mold protrusion. Areas located adjacent to the leads have a maximum mold protrusion of 0.25			
(1)	mm (per side) and 0.62 mm max. in length. In between the 14 leads the protrusion is 0.25 mm max. At all other areas the			
	mold protrusion is maximum 0.15 mm per side. See also detail B.			
(2)	The metal protrusion (tie bars) in the corner will not stick out of the molding compound protrusions (detail A).			
(3)	The lead dambar (metal) protrusions are not included. Add 0.14 mm max to the total lead dimension at the dambar location			
(4)	The hatched area indicated the exposed heatsink.			
(5)	The leads and exposed heatsink are plated with matte Tin (Sn).			
(0)	Dimension is measured with respect to the bottom of the heatsink Datum H. Positive value means that the bottom of the			
(6)	heatsink is higher than the bottom of the lead.			
(7)	Gage plane (foot length) to be measured from the seating plane.			




Fig 20. Package outline SOT1212-3 (sheet 2 of 2)

10. Handling information

CAUTION



This device is sensitive to ElectroStatic Discharge (ESD). Observe precautions for handling electrostatic sensitive devices.

Such precautions are described in the ANSI/ESD S20.20, IEC/ST 61340-5, JESD625-A or equivalent standards.

Table 10. ESD sensitivity

ESD model	Class
Charged Device Model (CDM); According to ANSI/ESDA/JEDEC standard JS-002	C2 [1]
Human Body Model (HBM); According to ANSI/ESDA/JEDEC standard JS-001	1C [2]

- [1] CDM classification C2 is granted to any part that passes after exposure to an ESD pulse of 500 V, but fails after exposure to an ESD pulse of 1000 V.
- [2] HBM classification 1C is granted to any part that passes after exposure to an ESD pulse of 1000 V, but fails after exposure to an ESD pulse of 2000 V.

11. Abbreviations

Table 11. Abbreviations

Acronym	Description		
3GPP	3rd Generation Partnership Project		
CCDF	Complementary Cumulative Distribution Function		
CW	Continuous Wave		
DPCH	Dedicated Physical CHannel		
ESD	ElectroStatic Discharge		
GEN8	Eighth Generation		
GSM	Global System for Mobile Communications		
LDMOS	Laterally Diffused Metal Oxide Semiconductor		
LTE	Long Term Evolution		
MMIC	Monolithic Microwave Integrated Circuit		
MTF	Median Time to Failure		
ОВО	Output Back Off		
PAR	Peak-to-Average Ratio		
VSWR	Voltage Standing-Wave Ratio		
W-CDMA	Wideband Code Division Multiple Access		

12. Revision history

Table 12. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
BLM8D1822S-50PB_S-50PBG v.3	20171123	Product data sheet	-	BLM8D1822S-50PB_ S-50PBG v.2
Modifications:	Figure 1 on page 2: pin 1 index position aligned			
	• Figure 3 on p	page 6: pin 1 index position	on aligned	
	• Figure 5 on p	oage 8: pin 1 index position	on aligned	
	page 8: pin 1 index position	on aligned		
	• Figure 7 on p	page 8: pin 1 index position	on aligned	
BLM8D1822S-50PB_S-50PBG v.2	20171117	Product data sheet	-	BLM8D1822S-50PB_ S-50PBG v.1
BLM8D1822S-50PB_S-50PBG v.1	20160322	Product data sheet	-	-

13. Legal information

13.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.ampleon.com.

13.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Ampleon does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Ampleon sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Ampleon and its customer, unless Ampleon and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Ampleon product is deemed to offer functions and qualities beyond those described in the Product data sheet.

13.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Ampleon does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Ampleon takes no responsibility for the content in this document if provided by an information source outside of Ampleon.

In no event shall Ampleon be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Ampleon's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of Ampleon.

Right to make changes — Ampleon reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Ampleon products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an

Ampleon product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Ampleon and its suppliers accept no liability for inclusion and/or use of Ampleon products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Ampleon makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Ampleon products, and Ampleon accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Ampleon product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Ampleon does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Ampleon products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Ampleon does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Ampleon products are sold subject to the general terms and conditions of commercial sale, as published at http://www.ampleon.com/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Ampleon hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Ampleon products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

BLM8D1822S-50PB S-50PBG

LDMOS 2-stage integrated Doherty MMIC

Non-automotive qualified products — Unless this data sheet expressly states that this specific Ampleon product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Ampleon accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Ampleon's warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond Ampleon's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Ampleon for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Ampleon's standard warranty and Ampleon's product

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

13.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

Any reference or use of any 'NXP' trademark in this document or in or on the surface of Ampleon products does not result in any claim, liability or entitlement vis-à-vis the owner of this trademark. Ampleon is no longer part of the NXP group of companies and any reference to or use of the 'NXP' trademarks will be replaced by reference to or use of Ampleon's own trademarks.

14. Contact information

For more information, please visit: http://www.ampleon.com

For sales office addresses, please visit: http://www.ampleon.com/sales

AMPLEON

BLM8D1822S-50PB(G)

LDMOS 2-stage integrated Doherty MMIC

15. Contents

1	Product profile
1.1	General description
1.2	Features and benefits
1.3	Applications
2	Pinning information
2.1	Pinning
2.2	Pin description
3	Ordering information
4	Block diagram 3
5	Limiting values
6	Thermal characteristics
7	Characteristics
8	Application information
8.1	Possible circuit topologies 8
8.2	Ruggedness in a Doherty operation
8.3	Impedance information
8.4	Graphs
9	Package outline
10	Handling information 18
11	Abbreviations
12	Revision history
13	Legal information
13.1	Data sheet status
13.2	Definitions
13.3	Disclaimers
13.4	Trademarks
14	Contact information
15	Contents 21

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.