



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us


Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

Bluetooth® low energy wireless system-on-chip

Datasheet - production data



Features

- Bluetooth specification compliant master, slave and multiple roles simultaneously, single-mode Bluetooth low energy system-on-chip
- Operating supply voltage: from 1.7 to 3.6 V
- Integrated linear regulator and DC-DC step-down converter
- Operating temperature range: -40 °C to 105 °C
- High performance, ultra-low power Cortex-M0 32-bit based architecture core
- Programmable 160 KB Flash
- 24 KB RAM with retention (two 12 KB banks)
- 1 x UART interface
- 1 x SPI interface
- 2 x I²C interface
- 14 or 15 GPIO
- 2 x multifunction timer
- 10-bit ADC
- Watchdog & RTC
- DMA controller
- PDM stream processor
- 16 or 32 MHz crystal oscillator
- 32 kHz crystal oscillator

- 32 kHz ring oscillator
- Battery voltage monitor and temperature sensor
- Up to +8 dBm available output power (at antenna connector)
- Excellent RF link budget (up to 96 dB)
- Accurate RSSI to allow power control
- 8.3 mA TX current (@ -2 dBm, 3.0 V)
- Down to 1 µA current consumption with active BLE stack (sleep mode)
- Suitable for building applications compliant with the following radio frequency regulations: ETSI EN 300 328, EN 300 440, FCC CFR47 Part 15, ARIB STD-T66
- Pre-programmed bootloader via UART
- QFN32, WLCSP34 package option
- Dedicated wettable flank QFN package for automotive grade qualification

Applications

- Automotive product
- Watches
- Fitness, wellness and sports
- Consumer medical
- Security/proximity
- Remote control
- Home and industrial automation
- Assisted living
- Mobile phone peripherals
- Lighting
- PC peripherals

Table 1: Device summary table

Order code	Package	Packing
BLUENRG-132	QFN32 (5 x 5 mm)	Tape and reel
BLUENRG-134	WLCSP34	Tape and reel
BLUENRG-132Y	QFN32 (5 x 5 mm) Automotive grade level	Tape and reel

Contents

1	Description.....	11
2	BlueNRG-1 Bluetooth low energy stack	12
3	Functional details	14
3.1	Core	14
3.2	Interrupts	14
3.3	Memories	16
3.4	Power management	16
3.4.1	States description	17
3.4.2	Power saving strategy	18
3.4.3	System controller registers	18
3.5	Clocks and reset management.....	20
3.5.1	Reset management	21
3.5.2	Reset and wakeup reason decoding	23
3.5.3	Switching to external clock	23
3.5.4	Clock and reset registers.....	24
3.6	ADC	28
3.6.1	Introduction.....	28
3.6.2	Functional overview.....	28
3.6.3	ADC registers	32
3.7	DMA	36
3.7.1	Introduction.....	36
3.7.2	Functional overview.....	36
3.7.3	DMA registers.....	43
3.8	SPI	53
3.8.1	Introduction.....	53
3.8.2	Functional overview.....	53
3.8.3	SPI registers	57
3.9	UART	64
3.9.1	Introduction.....	64
3.9.2	Functional description.....	64
3.9.3	UART registers	72
3.10	I ² C	86
3.10.1	Introduction.....	86
3.10.2	Functional description.....	86
3.10.3	I ² C registers	88

3.11	Flash controller.....	105
3.11.1	Flash controller introduction	105
3.11.2	Flash controller functional description	105
3.11.3	Flash controller registers	109
3.12	GPIO	112
3.12.1	Introduction.....	112
3.12.2	Functional description.....	112
3.12.3	GPIO registers.....	114
3.13	MFT	119
3.13.1	MFT introduction.....	119
3.13.2	MFT functional description	119
3.13.3	MFT registers	129
3.14	Watchdog	132
3.14.1	Introduction.....	132
3.14.2	Functional description.....	132
3.14.3	Watchdog registers.....	133
3.15	RTC.....	135
3.15.1	Introduction.....	135
3.15.2	Functional description.....	135
3.15.3	RTC registers	137
3.16	RNG	144
3.16.1	Introduction.....	144
3.16.2	Functional description.....	144
3.16.3	RNG registers	144
3.17	PDM stream processor	145
3.18	System timer (SysTick)	145
3.19	TX/RX event alert.....	145
3.20	SWD debug feature.....	146
3.20.1	Debugging tips.....	146
3.21	Bluetooth low energy radio.....	146
3.21.1	Radio operating modes	146
3.22	Pre-programmed bootloader	147
4	Pin description	148
5	Memory mapping.....	152
6	Application circuit	154
7	Absolute maximum ratings and thermal data	157

8	General characteristics	158
9	Electrical specification.....	159
9.1	Electrical characteristics.....	159
9.1.1	Peripheral current consumption	161
9.2	RF general characteristics	161
9.3	RF transmitter characteristics.....	161
9.4	RF receiver characteristics.....	162
9.5	High speed crystal oscillator characteristics.....	163
9.5.1	High speed crystal oscillator.....	163
9.6	Low speed crystal oscillator characteristics	165
9.7	High speed ring oscillator characteristics	165
9.8	Low speed ring oscillator characteristics	165
9.9	N-fractional frequency synthesizer characteristics	166
9.10	Auxiliary blocks characteristics.....	166
10	Package information	169
10.1	QFN32 package information	170
10.2	WLCSP34 package information	172
11	PCB assembly guidelines	174
12	Revision history	176

List of tables

Table 1: Device summary table	1
Table 2: Interrupt vectors	14
Table 3: Relationship between BlueNRG-1 states and functional blocks	18
Table 4: SYSTEM_CTRL registers	18
Table 5: SYSTEM_CTRL - WKP_IO_IS register description: address offset SYSTEM_CTRL_BASE_ADDR+0x00	19
Table 6: SYSTEM_CTRL - WKP_IO_IE register description: address offset SYSTEM_CTRL_BASE_ADDR+0x04	19
Table 7: SYSTEM_CTRL - CTRL register description: address offset SYSTEM_CTRL_BASE_ADDR+0x08	19
Table 8: AHBUPCONV registers	19
Table 9: BLUE_CTRL registers	20
Table 10: CKGEN_SOC registers	24
Table 11: CKGEN_SOC - CONTROL register description: address offset CKGEN_SOC_BASE_ADDR+0x00	24
Table 12: CKGEN_SOC - REASON_RST register description: address offset CKGEN_SOC_BASE_ADDR+0x08	25
Table 13: CKGEN_SOC - DIE_ID register description: address offset CKGEN_SOC_BASE_ADDR+0x1C	25
Table 14: CKGEN_SOC - CLOCK_EN register description: address offset CKGEN_SOC_BASE_ADDR+0x20	25
Table 15: CKGEN_SOC - DMA_CONFIG register description: address offset CKGEN_SOC_BASE_ADDR+0x24	26
Table 16: CKGEN_BLE registers	26
Table 17: CKGEN_BLE - REASON_RST register description: address offset CKGEN_BLE_BASE_ADDR+0x08	26
Table 18: CKGEN_BLE - CLK32K_COUNT register description: address offset CKGEN_BLE_BASE_ADDR+0x0C	27
Table 19: CKGEN_BLE - CLK32K_PERIOD register description: address offset CKGEN_BLE_BASE_ADDR+0x10	27
Table 20: CKGEN_BLE - CLK32K_FREQ register description: address offset CKGEN_BLE_BASE_ADDR+0x14	27
Table 21: CKGEN_BLE - CLK32K_IT register description: address offset CKGEN_BLE_BASE_ADDR+0x18	28
Table 22: ADC channels	29
Table 23: ADC data rate	29
Table 24: ADC parameters settings	29
Table 25: Output data rate with microphone	30
Table 26: ADC registers	32
Table 27: ADC - CTRL register description: address offset ADC_BASE_ADDR+0x00	32
Table 28: ADC - CONF register description: address offset ADC_BASE_ADDR+0x04	33
Table 29: ADC - IRQSTAT register description: address offset ADC_BASE_ADDR+0x08	34
Table 30: ADC - IRQMASK register description: address offset ADC_BASE_ADDR+0x0C	35
Table 31: ADC - DATA_CONV register description: address offset ADC_BASE_ADDR+0x16	35
Table 32: ADC - OFFSET register description: address offset ADC_BASE_ADDR+0x18	35
Table 33: ADC - SR_REG register description: address offset ADC_BASE_ADDR+0x20	35
Table 34: ADC - THRESHOLD_HI register description: address offset ADC_BASE_ADDR+0x24	35
Table 35: ADC - THRESHOLD_LO register description: address offset ADC_BASE_ADDR+0x28	36
Table 36: Programmable data width and endian behavior (when bits PINC = MINC = 1)	38
Table 37: DMA interrupt requests	42
Table 38: DMA registers	43
Table 39: DMA - ISR register description: address offset DMA_BASE_ADDR+0x00	43
Table 40: DMA - IFCR register description: address offset DMA_BASE_ADDR+0x04	46

Table 41: DMA_CHx registers	50
Table 42: DMA_CHx - CCR register description: address offset DMA_CHX_BASE_ADDR+0x00	50
Table 43: DMA_CHx - CNDTR register description: address offset DMA_CHX_BASE_ADDR+0x04	52
Table 44: DMA_CHx - CPAR register description: address offset DMA_CHX_BASE_ADDR+0x08	52
Table 45: DMA_CHx - CMAR register description: address offset DMA_CHX_BASE_ADDR+0x0C	52
Table 46: SPI clock phase and clock polarity	53
Table 47: SPI_OUT endianness	54
Table 48: SPI_IN endianness	54
Table 49: SPI registers	57
Table 50: SPI - CR0 register description: address offset SPI_BASE_ADDR+0x00	58
Table 51: SPI - CR1 register description: address offset SPI_BASE_ADDR+0x04	59
Table 52: SPI - DR register description: address offset SPI_BASE_ADDR+0x08	60
Table 53: SPI - SR register description: address offset SPI_BASE_ADDR+0x0C	60
Table 54: SPI - CPSR register description: address offset SPI_BASE_ADDR+0x10	61
Table 55: SPI - IMSC register description. Address offset SPI_BASE_ADDR+0x14	61
Table 56: SPI - RIS register description: address offset SPI_BASE_ADDR+0x18	61
Table 57: SPI - MIS register description: address offset SPI_BASE_ADDR+0x1C	62
Table 58: SPI - ICR register description: address offset SPI_BASE_ADDR+0x20	62
Table 59: SPI - DMACR register description: address offset SPI_BASE_ADDR+0x24	62
Table 60: SPI – RXFRM register description: address offset SPI_BASE_ADDR+0x28	63
Table 61: SPI – CHN register description: address offset SPI_BASE_ADDR+0x2C	63
Table 62: SPI – WDTXF register description: address offset SPI_BASE_ADDR + 0x30	63
Table 63: SPI - ITCR register description: address offset SPI_BASE_ADDR+0x80	63
Table 64: SPI – TDR register description: address offset SPI_BASE_ADDR+0x8C	63
Table 65: RX FIFO errors	64
Table 66: Typical baud rates with OVSFACT = 0	66
Table 67: Typical baud rates with OVSFACT = 1	67
Table 68: Control bits to enable and disable hardware flow control	68
Table 69: Control bits to enable and program receive software flow control	68
Table 70: Control bits to enable and program transmit software flow control	69
Table 71: UART registers	72
Table 72: UART - DR register description: address offset UART_BASE_ADDR+0x00	73
Table 73: UART - RSR register description: address offset UART_BASE_ADDR+0x04	73
Table 74: UART - TIMEOUT register description: address offset UART_BASE_ADDR+0x0C	74
Table 75: UART - FR register description: address offset UART_BASE_ADDR+0x18	74
Table 76: UART - LCRH_RX register description: address offset UART_BASE_ADDR+0x1C	75
Table 77: UART - IBRD register description: address offset UART_BASE_ADDR+0x24	76
Table 78: UART - FBRD register description: address offset UART_BASE_ADDR+0x28	76
Table 79: UART - LCRH_TX register description: address offset UART_BASE_ADDR+0x2C	77
Table 80: UART - CR register description: address offset UART_BASE_ADDR+0x30	78
Table 81: UART - IFLS register description: address offset UART_BASE_ADDR+0x34	79
Table 82: UART - IMSC register description: address offset UART_BASE_ADDR+0x38	79
Table 83: UART - RIS register description: address offset UART_BASE_ADDR+0x3C	80
Table 84: UART - MIS register description: address offset UART_BASE_ADDR+0x40	81
Table 85: UART - ICR register description: address offset UART_BASE_ADDR+0x44	82
Table 86: UART - DMACR register description: address offset UART_BASE_ADDR+0x48	83
Table 87: UART - XFCR register description: address offset UART_BASE_ADDR+0x50	83
Table 88: UART - XON1 register description: address offset UART_BASE_ADDR+0x54	84
Table 89: UART - XON2 register description. Address offset UART_BASE_ADDR+0x58	84
Table 90: UART - XOFF1 register description. Address offset UART_BASE_ADDR+0x5C	84
Table 91: UART - XOFF2 register description. Address offset UART_BASE_ADDR+0x60	85
Table 92: I2Cx registers	88
Table 93: I2C - CR register description: address offset I2CX_BASE_ADDR+0x00	89
Table 94: I2C - SCR register description: address offset I2CX_BASE_ADDR+0x04	91
Table 95: I2C2 - MCR register description: address offset I2CX_BASE_ADDR+0x0C	91

Table 96: I2C - TFR register description: address offset I2CX_BASE_ADDR+0x10	93
Table 97: I2C - SR register description: address offset I2CX_BASE_ADDR+0x14	93
Table 98: I2C - RFR register description: address offset I2CX_BASE_ADDR+0x18	95
Table 99: I2C - TFTR register description: address offset I2CX_BASE_ADDR+0x1C	95
Table 100: I2C - RFTR register description: address offset I2CX_BASE_ADDR+0x20	95
Table 101: I2C - DMAR register description: address offset I2CX_BASE_ADDR+0x24	95
Table 102: I2C - BRCR register description: address offset I2CX_BASE_ADDR+0x28	96
Table 103: I2C - IMSCR register description: address offset I2CX_BASE_ADDR+0x2C	96
Table 104: I2C - RISR register description: address offset I2CX_BASE_ADDR+0x30	97
Table 105: I2C - MISR register description: address offset I2CX_BASE_ADDR+0x34	101
Table 106: I2C - ICR register description: address offset I2CX_BASE_ADDR+0x38	103
Table 107: I2C - THDDAT register description: address offset I2CX_BASE_ADDR+0x4C	104
Table 108: I2C - THDSTA_FST_STD register description: address offset I2CX_BASE_ADDR+0x50 ..	104
Table 109: I2C - TSUSTA_FST_STD register description: address offset I2CX_BASE_ADDR+0x58 ..	104
Table 110: Flash commands	108
Table 111: Flash interface timing	108
Table 112: FLASH controller registers	109
Table 113: FLASH – COMMAND register description: address offset FLASH_BASE_ADDR+0x00 ..	109
Table 114: FLASH – CONFIG register description: address offset FLASH_BASE_ADDR+0x04	109
Table 115: FLASH - IRQSTAT register description: address offset FLASH_BASE_ADDR+0x08	110
Table 116: FLASH - IRQMASK register description: address offset FLASH_BASE_ADDR+0x0C	110
Table 117: FLASH - IRQRAW register description: address offset FLASH_BASE_ADDR+0x10	110
Table 118: FLASH – SIZE register description: address offset FLASH_BASE_ADDR+0x14	110
Table 119: FLASH – ADDRESS register description: address offset FLASH_BASE_ADDR+0x18	110
Table 120: FLASH – LFSRVAL register description: address offset FLASH_BASE_ADDR+0x24	111
Table 121: FLASH – TIMETRIM1 register description: address offset FLASH_BASE_ADDR+0x28	111
Table 122: FLASH – TIMETRIM2 register description: address offset FLASH_BASE_ADDR+0x2C ..	111
Table 123: FLASH – TIMETRIM3 register description: address offset FLASH_BASE_ADDR+0x30 ..	111
Table 124: FLASH – DATA0 register description: address offset FLASH_BASE_ADDR+0x40	111
Table 125: FLASH – DATA1 register description: address offset FLASH_BASE_ADDR+0x44	111
Table 126: FLASH – DATA2 register description: address offset FLASH_BASE_ADDR+0x48	111
Table 127: FLASH – DATA3 register description: address offset FLASH_BASE_ADDR+0x4C	111
Table 128: IO functional map	112
Table 129: GPIO interrupt modes	113
Table 130: Pin characteristics	113
Table 131: IO pull values	114
Table 132: GPIO registers	114
Table 133: GPIO – DATA register description: address offset GPIO_BASE_ADDR+0x00	115
Table 134: GPIO – OEN register description: address offset GPIO_BASE_ADDR+0x04	116
Table 135: GPIO – PE register description: address offset GPIO_BASE_ADDR+0x08	116
Table 136: GPIO – DS register description: address offset GPIO_BASE_ADDR+0x0C	116
Table 137: GPIO – IS register description: address offset GPIO_BASE_ADDR+0x10	116
Table 138: GPIO – IBE register description: address offset GPIO_BASE_ADDR+0x14	116
Table 139: GPIO – IEV register description: address offset GPIO_BASE_ADDR+0x18	116
Table 140: GPIO – IE register description: address offset GPIO_BASE_ADDR+0x1C	116
Table 141: GPIO – MIS register description: address offset GPIO_BASE_ADDR+0x24	117
Table 142: GPIO – IC register description: address offset GPIO_BASE_ADDR+0x28	117
Table 143: GPIO - MODE0 register description: address offset GPIO_BASE_ADDR+0x2C	117
Table 144: GPIO – MODE1 register description: address offset GPIO_BASE_ADDR+0x30	117
Table 145: GPIO – DATS register description: address offset GPIO_BASE_ADDR+0x3C	118
Table 146: GPIO – DATC register description: address offset GPIO_BASE_ADDR+0x40	118
Table 147: GPIO - MFTX register description: address offset GPIO_BASE_ADDR+0x44	118
Table 148: MFT modes	119
Table 149: MFT IO functions	127
Table 150: MFT interrupt functions	128
Table 151: MFTX registers	129

Table 152: MFTX – TNCNT1 register description: address offset MFTX_BASE_ADDR+0x00	129
Table 153: MFTX – TNCRA register description: address offset MFTX_BASE_ADDR+0x04	129
Table 154: MFTX – TNCRB register description: address offset MFTX_BASE_ADDR+0x08	129
Table 155: MFTX – TNCNT2 register description: address offset MFTX_BASE_ADDR+0x0C	129
Table 156: MFTX – TNPRSC register description: address offset MFTX_BASE_ADDR+0x10	129
Table 157: MFTX - TNCKC register description: address offset MFTX_BASE_ADDR+0x14	130
Table 158: MFTX - TNMCTRL register description: address offset MFTX_BASE_ADDR+0x18	130
Table 159: MFTX - TNICTRL register description: address offset MFTX_BASE_ADDR+0x1C	131
Table 160: MFTX - TNICLR register description: address offset MFTX_BASE_ADDR+0x20	131
Table 161: Watchdog interrupt interval.....	132
Table 162: WDG registers	133
Table 163: WDG - LR register description: address offset WDG_BASE_ADDR+0x00	133
Table 164: WDG - VAL register description: address offset WDG_BASE_ADDR+0x04	133
Table 165: WDG - CR register description: address offset WDG_BASE_ADDR+0x08.....	133
Table 166: WDG - ICR register description: address offset WDG_BASE_ADDR+0x0C	134
Table 167: WDG - RIS register description: address offset WDG_BASE_ADDR+0x10.....	134
Table 168: WDG - MIS register description: address offset WDG_BASE_ADDR+0x14	134
Table 169: WDG - LOCK register description: address offset WDG_BASE_ADDR+0xC00	134
Table 170: RTC modes.....	135
Table 171: RTC registers.....	137
Table 172: RTC - CWDR register description: address offset RTC_BASE_ADDR+0x00	138
Table 173: RTC - CWDMR register description: address offset RTC_BASE_ADDR+0x04	139
Table 174: RTC - CWDLR register description: address offset RTC_BASE_ADDR+0x08	140
Table 175: RTC - CWYR register description: address offset RTC_BASE_ADDR+0x0C	140
Table 176: RTC - CWYMR register description: address offset RTC_BASE_ADDR+0x10.....	140
Table 177: RTC - CWYLR register description: address offset RTC_BASE_ADDR+0x14.....	141
Table 178: RTC - CTCR register description: address offset RTC_BASE_ADDR+0x18.....	141
Table 179: RTC - IMSC register description: address offset RTC_BASE_ADDR+0x1C	141
Table 180: RTC - RIS register description: address offset RTC_BASE_ADDR+0x20.....	142
Table 181: RTC - MIS register description: address offset RTC_BASE_ADDR+0x24.	142
Table 182: RTC - ICR register description: address offset RTC_BASE_ADDR+0x28	142
Table 183: RTC – TDR register description: address offset RTC_BASE_ADDR+0x2C	142
Table 184: RTC - TCR register description: address offset RTC_BASE_ADDR+0x30	143
Table 185: RTC – TLR1 register description: address offset RTC_BASE_ADDR+0x34	143
Table 186: RTC – TLR2 register description: address offset RTC_BASE_ADDR+0x38	143
Table 187: RTC – TPR1 register description: address offset RTC_BASE_ADDR+0x3C	143
Table 188: RTC – TPR2 register description: address offset RTC_BASE_ADDR+0x40.....	144
Table 189: RTC – TPR3 register description: address offset RTC_BASE_ADDR+0x44.....	144
Table 190: RTC – TPR4 register description: address offset RTC_BASE_ADDR+0x48.....	144
Table 191: RTC – TIN register description: address offset RTC_BASE_ADDR+0x4C	144
Table 192: RNG registers	144
Table 193: RNG – CR register description: address offset RNG_BASE_ADDR+0x00	145
Table 194: RNG – SR register description: address offset RNG_BASE_ADDR+0x04.....	145
Table 195: RNG – VAL register description: address offset RNG_BASE_ADDR+0x08.....	145
Table 196: SWD port	146
Table 197: Pinout description	150
Table 198: Memory mapping	152
Table 199: External component list	156
Table 200: Absolute maximum ratings	157
Table 201: Thermal data.....	157
Table 202: Recommended operating conditions	158
Table 203: Electrical characteristics	159
Table 204: Digital I/O specifications	160
Table 205: Peripheral current consumption.....	161
Table 206: RF general characteristics	161

Table 207: RF Transmitter characteristics	161
Table 208: RF receiver characteristics	162
Table 209: High speed crystal oscillator characteristics	163
Table 210: Low speed crystal oscillator characteristics	165
Table 211: High speed ring oscillator characteristics	165
Table 212: Low speed ring oscillator characteristics	165
Table 213: N-Fractional frequency synthesizer characteristics	166
Table 214: Auxiliary blocks characteristics	166
Table 215: QFN32 (5 x 5 x 1 pitch 0.5 mm) mechanical data	171
Table 216: WLCSP34 (2.66 x 2.56 x 0.5 pitch 0.4 mm) mechanical data	173
Table 217: Flip Chip CSP (2.71 x 2.58 x 0.5 pitch 0.4 mm) package reflow profile recommendation ...	174
Table 218: Document revision history	176

List of figures

Figure 1: BlueNRG-1 architecture block diagram	11
Figure 2: BlueNRG-1 single chip RF software layers	12
Figure 3: BlueNRG-1 network processor RF software layers.....	13
Figure 4: BlueNRG-1 power management state machine.....	16
Figure 5: Clock tree.....	20
Figure 6: Reset and wakeup generation.....	21
Figure 7: Power-on-sequence	22
Figure 8: ADC block diagram.....	28
Figure 9: DMA request mapping in BlueNRG-1	42
Figure 10: UART character frame.....	65
Figure 11: Hardware flow control between two similar devices.....	67
Figure 12: PWM signal.....	120
Figure 13: MFT mode 1 block diagram.....	121
Figure 14: MFT mode 1a block diagram.....	122
Figure 15: MFT mode 2 block diagram.....	124
Figure 16: MFT mode 3 block diagram.....	125
Figure 17: MFT mode 4 block diagram.....	126
Figure 18: BlueNRG-1 pin out top view (QFN32)	148
Figure 19: BlueNRG-1 ball out top view (WCSP34)	149
Figure 20: BlueNRG-1 ball out bottom view (WCSP34)	150
Figure 21: Application circuit: active DC-DC converter QFN32 package	154
Figure 22: Application circuit: non-active DC-DC converter QFN32 package	154
Figure 23: Application circuit: active DC-DC converter WCSP34 package.....	155
Figure 24: Application circuit: non active DC-DC converter WCSP34 package.....	155
Figure 25: High speed oscillator block diagram.....	164
Figure 26: QFN32 (5 x 5 x 1 pitch 0.5 mm) package outline	170
Figure 27: QFN32 (5 x 5 x 1 pitch 0.5 mm) package detail "A"	171
Figure 28: WLCSP34 (2.66 x 2.56 x 0.5 pitch 0.4 mm) package outline.....	172
Figure 29: Flip Chip CSP (2.71 x 2.58 x 0.5 pitch 0.4 mm) package reflow profile recommendation....	174

1 Description

The BlueNRG-1 is a very low power Bluetooth low energy (BLE) single-mode system-on-chip, compliant with Bluetooth specification.


The BlueNRG-1 extends the features of award-winning BlueNRG network processor, enabling the usage of the embedded Cortex M0 for running the user application code.

The BlueNRG-1 includes 160 KB of programming Flash memory, 24 KB of static RAM memory with retention (two 12 KB banks) and SPI, UART, I²C standard communication interface peripherals. It also features multifunction timers, watchdog, RTC and DMA controller.

An ADC is available for interfacing with analog sensors, and for reading the measurement of the integrated battery monitor. A digital filter is available for processing a PDM stream.

The BlueNRG-1 offers the same excellent RF performance of the BlueNRG radio, and the integrated high efficiency DC/DC converter keeps the same ultra-low power characteristics, but the BlueNRG-1 improves the BlueNRG sleep mode current consumption allowing a further increase in the battery lifetime of the applications.

Figure 1: BlueNRG-1 architecture block diagram



2 BlueNRG-1 Bluetooth low energy stack

The BlueNRG-1 is complemented with a Bluetooth low energy stack C library that provides:


- Master, slave role support
- GAP: central, peripheral, observer or broadcaster roles
- ATT/GATT: client and server
- SM: privacy, authentication and authorization.
- L2CAP
- Link Layer: AES-128 encryption and decryption

The BlueNRG-1 can be configured for supporting Single Chip or Network processor applications.

In the first configuration, the BlueNRG-1 operates as single device in the application for managing both the application code and the Bluetooth low energy stack. The whole Bluetooth low energy stack is provided as object code in a single library file whereas the GATT low energy profiles are provided as object codes in separate libraries.

Figure 2: "BlueNRG-1 single chip RF software layers" shows the single chip RF software layers.


Figure 2: BlueNRG-1 single chip RF software layers



The BlueNRG-1 can be configured for operating as a network coprocessor. In this case a dedicated firmware is provided for supporting the interface with an external application

processor. The whole Bluetooth Low energy stack runs in the BlueNRG-1; the GATT profiles are provided for running in the application processor together with the application code. [Figure 2: "BlueNRG-1 single chip RF software layers"](#) shows the network processor RF software layers.

Figure 3: BlueNRG-1 network processor RF software layers



3 Functional details

The BlueNRG-1 integrates the blocks listed below:

- Cortex M0 core
- Interrupts management
- 160 KB Flash memory
- 24 KB of RAM with two retention options (12 KB or 24 KB)
- Power management
- Clocks
- Bluetooth low energy radio
- Random number generator (RNG) (it is reserved to Bluetooth low energy protocol stack, but user application can read it)
- Public Key Cryptography (PKA) (reserved to Bluetooth low energy protocol stack)
- Peripherals:
 - SPI interface
 - UART interface
 - I²C bus interface
 - GPIO
 - Multifunction timer
 - DMA controller
 - Watchdog
 - RTC
 - ADC with battery indicator and temperature sensor
 - PDM stream processor

The main blocks are described in the following subsection.

3.1 Core

The ARM® Cortex®-M0 processor has been developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced system response to interrupts.

The ARM® Cortex®-M0 32-bit RISC processor features exceptional code-efficiency, delivering the high-performance expected from an ARM core in the memory size usually associated with 8-bit and 16-bit devices.

The BlueNRG-1 has an embedded ARM core and is therefore compatible with all ARM tools and software.

3.2 Interrupts

The Cortex-M0 nested vector interrupt controller (NVIC) handles interrupts. The NVIC controls specific Cortex-M0 interrupts (address 0x00 to 0x3C) as well as 32-user interrupts (address 0x40 to 0xBC). In the BlueNRG-1 device, the user interrupts are connected to the interrupt signals of the different peripherals.

Table 2: Interrupt vectors

Position	Priority	Priority type	Description	Address
			Initial main SP	0x0000_0000
	-3	Fixed	Reset handler	0x0000_0004

Position	Priority	Priority type	Description	Address
	-2	Fixed	NMI handler	0x0000_0008
	-1	Fixed	HardFault handler	0x0000_000C
			RESERVED	0x0000_000C – 0x0000_0028
	3	Settable	SVC handler	0x0000_002C
			RESERVED	0x0000_0030 - 0x0000_0034
	5	Settable	PendSV handler	0x0000_0038
	6	Settable	SystemTick handler	0x0000_003C
0	Init 0	Settable	GPIO interrupt	0x0000_0040
1	Init 0	Settable	FLASH controller interrupt	0x0000_0044
2	Init 0	Settable	RESERVED	0x0000_0048
3	Init 0	Settable	RESERVED	0x0000_004C
4	Init 0	Settable	UART interrupt	0x0000_0050
5	Init 0	Settable	SPI interrupt	0x0000_0054
6	Init 0	CRITICAL	BLE controller interrupt	0x0000_0058
7	Init 0	Settable	Watchdog interrupt	0x0000_005C
8	Init 0	Settable	RESERVED	0x0000_0060
9	Init 0	Settable	RESERVED	0x0000_0064
10	Init 0	Settable	RESERVED	0x0000_0068
11	Init 0	Settable	RESERVED	0x0000_006C
12	Init 0	Settable	RESERVED	0x0000_0070
13	Init 0	Settable	ADC interrupt	0x0000_0074
14	Init 0	Settable	I2C 2 interrupt	0x0000_0078
15	Init 0	Settable	I2C 1 interrupt	0x0000_007C
16	Init 0	Settable	RESERVED	0x0000_0080
17	Init 0	Settable	MFT1 A interrupt	0x0000_0084
18	Init 0	Settable	MFT1 B interrupt	0x0000_0088
19	Init 0	Settable	MFT2 A interrupt	0x0000_008C
20	Init 0	Settable	MFT2 B interrupt	0x0000_0090
21	Init 0	Settable	RTC interrupt	0x0000_0094
22	Init 0	Settable	RESERVED	0x0000_0098
23	Init 0	Settable	DMA interrupt	0x0000_009C
24 – 31	Init 0	Settable	RESERVED	0x0000_00A0 – 0x0000_00BC

3.3 Memories

The memory subsystem consists of 160 KB Flash memory and two banks of 12 KB ultra-low leakage static RAM blocks.

The 160 KB Flash memory is available to the user and can be accessed per 32-bit for read access and per 32-bit for write access (with 4x32-bit FIFO).

The access to the static RAM can be as bytes, half words (16 bits) or words (32 bits).

A 12 KB RAM block is always in retention mode, whereas the second 12 KB RAM block is switchable and can be put in retention mode according to the user needs.


3.4 Power management

The BlueNRG-1 integrates both a low dropout voltage regulator (LDO) and a step-down DC-DC converter to supply the internal BlueNRG-1 circuitry.

The BlueNRG-1 most efficient power management configuration is with DC-DC converter active where best power consumption is obtained without compromising performances. Nevertheless, a configuration based on LDO can also be used, if needed.

A simplified version of the state machine is shown below.

Figure 4: BlueNRG-1 power management state machine



3.4.1 States description

3.4.1.1 Preactive state

The preactive state is the default state after a POR event.

In this state:

- All the digital power supplies are stable.
- The high frequency clock runs on internal fast clock RC oscillator (16 MHz).
- The low frequency clock runs on internal RC oscillator (32.768 kHz).

3.4.1.2 Active state

In this state:

- The high frequency runs on the accurate clock (16 MHz ± 50 ppm) provided by the external XO. The internal fast clock RO oscillator is switched off.



If the external XO is at 32 MHz, some specific programming are needed, see [Section 3.5.3: "Switching to external clock"](#).

3.4.1.3 Standby state

In this state:

- Only the digital power supplies necessary to keep the RAM in retention are used.

The wake-up from this low power state is driven by the following sources:

- IO9
- IO10
- IO11
- IO12
- IO13

If they have been programmed as wake-up source in the system controller registers.

3.4.1.4 Sleep state

In this state:

- Only the digital power supplies necessary to keep the RAM in retention are used.
- The low frequency oscillator is switched on.

The wake-up from this low power state is driven by the following sources:

- IO9
- IO10
- IO11
- IO12
- IO13

If they have been programmed as wake-up source in the system controller registers and from the internal timers of the BLE radio.

3.4.2 Power saving strategy

The application power saving strategy is based on clock stopping, dynamic clock gating, digital power supply switch off and analog current consumption minimization.

A summary of functional blocks versus the BlueNRG-1 states is provided below.

Table 3: Relationship between BlueNRG-1 states and functional blocks

	RESET	STANDBY	SLEEP	Preactive	Active	LOCKRX/ LOCK TX	RX	TX
LDO_SOFT_1V2 or LDO_SOFT_0V9	OFF	ON	ON	ON	ON	ON	ON	ON
LDO_STRONG_1V2	OFF	OFF	OFF	ON	ON	ON	ON	ON
LDO_DIG_1V8	OFF	OFF	OFF	ON	ON	ON	ON	ON
SMPS	OFF	OFF	OFF	ON	ON	ON	ON	ON
LDO_DIG_1V2	OFF	OFF	OFF	ON	ON	ON	ON	ON
BOR	OFF	ON	ON	ON	ON	ON	ON	ON
16 MHz RO	OFF	OFF	OFF	ON	OFF	OFF	OFF	OFF
16 MHz XO	OFF	OFF	OFF	OFF	ON	ON	ON	ON
32 kHz RO or XO	OFF	OFF	ON	ON	ON	ON	ON	ON

3.4.3 System controller registers

SYSTEM_CTRL peripheral base address (SYSTEM_CTRL_BASE_ADDR) 0x40200000.

Table 4: SYSTEM_CTRL registers

Address offset	Name	RW	Reset	Description
0x00	WKP_IO_IS	RW	0x00000000	Level selection for wakeup IO (1 bit for IO). 0: The system wakes up when IO is low. 1: The system wakes up when IO is high.
0x04	WKP_IO_IE	RW	0x00000007	Enables the IO that wakes up the device (1 bit for IO). 0: The wakes up feature on the IO is disabled. 1: The wakes up feature on the IO is enabled.
0x08	CTRL	RW	0x00000000	XO frequency indication is provided by the application. Refer to the detailed description below.

**Table 5: SYSTEM_CTRL - WKP_IO_IS register description: address offset
SYSTEM_CTRL_BASE_ADDR+0x00**

Bit	Field name	Reset	RW	Description
4:0	LEVEL_SEL	0x00	RW	Selects the active wake up level for the five IOs. 0: The system wakes up when IO is low.1: The system wakes up when IO is high. One bit by IO: <ul style="list-style-type: none">• Bit0: IO9• Bit1: IO10• Bit2: IO11• Bit3: IO12• Bit4: IO13
31:5	RESERVED	0x00	R	RESERVED

**Table 6: SYSTEM_CTRL - WKP_IO_IE register description: address offset
SYSTEM_CTRL_BASE_ADDR+0x04**

Bit	Field name	Reset	RW	Description
4:0	IO_WAKEUP_EN	0x07	RW	Enables the IOs to be wake up source. 0: Wake up on the IO disabled. 1: Wake up on the IO enabled. One bit by IO: <ul style="list-style-type: none">• Bit0: IO9• Bit1: IO10• Bit2: IO11• Bit3: IO12• Bit4: IO13
31:5	RESERVED	0x00	R	RESERVED

**Table 7: SYSTEM_CTRL - CTRL register description: address offset
SYSTEM_CTRL_BASE_ADDR+0x08**

Bit	Field name	Reset	RW	Description
0	MHZ32_SEL	0x0	RW	Indicates the crystal frequency used in the application. 0: The 16 MHz is selected. 1: The 32 MHz is selected.
31:1	RESERVED	0x0	R	RESERVED

AHBUPCONV peripheral base address (AHBUPCONV_BASE_ADDR) 0x40C00000.

Table 8: AHBUPCONV registers

Address offset	Name	RW	Reset	Description
0x00	COMMAND	RW	0x00000000	AHB up/down converter command register

BLUE_CTRL peripheral base address (BLUE_CTRL_BASE_ADDR) 0x48000000.

Table 9: BLUE_CTRL registers

Address offset	Name	RW	Reset	Description
0x04	TIMEOUT	RW	0x00000000	Timeout programming register
0x0C	RADIO_CONFIG	RW	0x00000000	Radio configuration register

3.5 Clocks and reset management

The BlueNRG-1 embeds an RC low-speed frequency oscillator at 32 kHz and an RO high-speed frequency oscillator at 16 MHz.


The low-frequency clock is used in low power mode and can be supplied either by a 32.7 kHz oscillator that uses an external crystal and guarantees up to ± 50 ppm frequency tolerance, or by a ring oscillator with maximum ± 500 ppm frequency tolerance, which does not require any external components.

The primary high-speed frequency clock is a 16 MHz or 32 MHz crystal oscillator. A fast-starting 16 MHz ring oscillator provides the clock while the crystal oscillator is starting up. Frequency tolerance of high-speed crystal oscillator is ± 50 ppm.

The usage of the 16 MHz (or 32 MHz) crystal is strictly necessary for RF communications.

The clock tree for the peripherals is as follows:

Figure 5: Clock tree



When 32 MHz XO is used, only the Cortex-M0, the DMA and the APB tree (except for BLE radio access) runs at 32 MHz. The rest of the clock tree is divided by two and stays at 16 MHz.

The following clocks can be enabled/disabled by software to implement optimal power consumption:

- DMA
- BLE controller

- BLE clock generator
- RNG
- Flash controller
- GPIO
- System controller
- UART
- SPI
- I₂C1
- I₂C2
- ADC
- MFT1
- MFT2
- RTC
- WDG



By default all peripherals APB clock are enabled.

The following clocks are enabled/disabled automatically:

- Processor clock (disabled in sleep mode)
- RAM clock (disabled if processor clock, SPI clock and BLE clock are all disabled)


3.5.1 Reset management

Figure 6: "Reset and wakeup generation" shows the general principle of reset. Releasing the Reset pin puts the chip out of shutdown state. The wakeup logic is powered and receives the POR. Each time the wake-up controller decides to exit sleep or standby modes, it will generate a reset for the core logic. The core logic can also be reset by:

- Watchdog
- Reset request from the processor (system reset)
- LOCKUP state of the Cortex-M0.

The SWD logic is reset by the POR. It is important to highlight that reset pin actually power down chip, so it is not possible to perform debug access with system under reset.

Figure 6: Reset and wakeup generation



If, for any reason, the users would like to power off the device there are two options:

1. Force RESETN pin to ground, keeping VBAT level
2. To put VBAT pins to ground (e.g. via a transistor)

In the second option, care must be taken to ensure that no voltage is applied to any of the other pins since device can be powered and having an anomalous power consumption. ST recommendation is to use RESETN whenever it is possible.


3.5.1.1 Power-on-Reset

The Power-on-Reset (POR) signal is the combination of the POR signal and the BOR signal generated by the analog circuitry contained in the BlueNRG-1 device. The combination of these signals is used to generate the input to the Cortex-M0 which is used to reset the debug access port (DAP) of the processor. It is also used to generate the signal which resets the debug logic of the Cortex-M0. The POR signal also resets the TAP controller of the BlueNRG-1 and a part of the Flash controller (managing the Flash memory boot, which does not need to be impacted by system resets).

3.5.1.2 Power-on-sequence

The POR circuit is powered by a 1.2 V regulator. The regulator must also be powered on with the correct startup sequence. Before VBAT has reached the nominal value, RESETN line must be kept low. An external RC circuit on RESETN pin will add a delay that can prevent RESETN signal to go high before VBAT has reached the nominal value ([Figure 7: "Power-on-sequence"](#)).

Figure 7: Power-on-sequence



If above conditions are not satisfied, ST cannot guarantee the correct operation of the device.

3.5.1.3 Watchdog reset

The BlueNRG-1 contains a watchdog timer, which may be used to recover from software crashes. The watchdog contains a 32-bit down counter, which generates an interrupt, if the interrupt is not serviced, the watchdog will generate a reset. The watchdog Reset will Reset the Flash controller, the Cortex-M0 and all its peripherals but it will not Reset the debug circuitry of the Cortex-M0.

3.5.1.4 System reset request

The system reset request is generated by the debug circuitry of the Cortex-M0. The debugger writes to the SYSRESETREQ bit of the “Application Interrupt and Reset Control Register” (AIRCR). This system reset request through AIRCR register can also be done by embedded software. The system reset request does not affect the debugger, thus allowing the debugger to remain connected during the reset sequence.

3.5.1.5 Lockup reset

The Cortex-M0 generates an output LOCKUP that indicates that the core is in the architected lock-up state resulting from an unrecoverable exception. The LOCKUP signal is used to generate reset in the BlueNRG-1. This reset will affect the Cortex-M0, the Flash controller, and all the peripherals. The LOCKUP signal does not Reset the Cortex-M0 debug circuitry.

3.5.2 Reset and wakeup reason decoding

The BlueNRG-1 provides a set of registers to identify the reason behind a reset and wakeup generation. Two registers are used: CKGEN_SOC->REASON_RST and CKGEN_BLE->REASON_RST. The possible reasons are listed below:

1. If the register CKGEN_SOC->REASON_RST = 0, according to the CKGEN_BLE->REASON_RST the possible reasons are:
 - a. Wakeup from IO9, IO10, IO11, IO12, IO13.
 - b. Wakeup from internal timer: BLE timer 1 or BLE timer 2.
 - c. POR or BOR
2. If the register CKGEN_SOC->REASON_RST is not 0, according to its value the possible reasons are:
 - a. System reset
 - b. Watchdog reset
 - c. Lockup reset.

3.5.3 Switching to external clock

When the system is in preactive state (run from internal RO 16 MHz), the software sequence to switch to active should include switch to external XO.

When the system uses an external XO at 32 MHz instead of 16 MHz, the following steps need to be done:

1. In preactive state, operate as follow routine:

```
uint8_t config[] = { 0x02, 0x3A, 0x44, 0x00};

BLUE_CTRL->RADIO_CONFIG = 0x10000 | (uint16_t) ( (uint32_t)config &
0x0000FFFF ) ;

while( (BLUE_CTRL->RADIO_CONFIG & 0x10000) != 0 );
```

1. Set the bitfield MHZ32_SEL of register SYSTEM_CTRL, for the digital part.
2. Wait the state machine is in active state by using the follow routine:

```
uint32_t fsm_status;
```

```

uint16_t cnt_time = 0;

do {
    cnt_time++;
    fsm_status = 0x00004382;
    BLUE_CTRL->RADIO_CONFIG = 0x10000 | (uint16_t) ((uint32_t)(&fsm_status) & 0x0000FFFF);
    while((BLUE_CTRL->RADIO_CONFIG & 0x10000) != 0);
} while(((fsm_status>>16) != 0x05) && (cnt_time<1000));

```

1. After switching to active state (and not before), write 0x15 in the COMMAND register of AHBUPCONV peripheral.

Around 10 system clock cycles after this last write, the system will run at 32 MHz except for specific blocks requiring a fixed 16 MHz.



The application can make the bus and the core run to 16 MHz by writing 0x14 in the COMMAND register of AHBUPCONV peripheral.

3.5.4 Clock and reset registers

CKGEN_SOC peripheral base address (CKGEN_SOC_BASE_ADDR) 0x40900000.

Table 10: CKGEN_SOC registers

Address offset	Name	RW	Reset	Description
0x00	CONTROL	RW	0x01FA03F0	Control clock and Reset of SOC. Refer to the detailed description below.
0x08	REASON_RST	R	0x00000000	Indicates the Reset reason from Cortex-M0. Refer to the detailed description below.
0x1C	DIE_ID	R	0x00000110	Identification information of the device. Refer to the detailed description below.
0x20	CLOCK_EN	RW	0x0003FFFF	Enable or gates the APB clock of the peripherals. Refer to the detailed description below.
0x24	DMA_CONFIG	RW	0x00000000	DMA config. Refer to the detailed description below.

Table 11: CKGEN_SOC - CONTROL register description: address offset
CKGEN_SOC_BASE_ADDR+0x00

Bit	Field name	Reset	RW	Description
9:0	RESERVED	0x3F0	R	RESERVED
13:10	UART_CKDIV	0x0	RW	UART baud rate clock setting from 1 to 16 MHz according to the formula $16 / (n + 1)$ MHz.
31:14	RESERVED	0x007E8	R	RESERVED

**Table 12: CKGEN_SOC - REASON_RST register description: address offset
CKGEN_SOC_BASE_ADDR+0x08**

Bit	Field name	Reset	RW	Description
0	RESERVED	0x0	R	RESERVED
1	SYSREQ	0x0	R	Reset caused by Cortex-M0 debug asserting SYSRESETREQ
2	WDG	0x0	R	Reset caused by assertion of watchdog Reset
3	LOCKUP	0x0	R	Reset caused by Cortex-M0 asserting LOCKUP signal
31:4	RESERVED	0x0	R	RESERVED

**Table 13: CKGEN_SOC - DIE_ID register description: address offset
CKGEN_SOC_BASE_ADDR+0x1C**

Bit	Field name	Reset	RW	Description
3:0	REV	0x1	R	Cut revision
7:4	VERSION	0x01	R	Cut version
11:8	PRODUCT	0x01	R	Product
31:12	RESERVED	0x0	R	RESERVED

**Table 14: CKGEN_SOC - CLOCK_EN register description: address offset
CKGEN_SOC_BASE_ADDR+0x20**

Bit	Field name	Reset	RW	Description
0	GPIO	0x1	RW	GPIO clock
1	NVM	0x1	RW	Flash controller clock
2	SYSCTRL	0x1	RW	System controller clock
3	UART	0x1	RW	UART clock
4	SPI	0x1	RW	SPI clock
6:5	RESERVED	0x3	R	RESERVED
7	WDOG	0x1	RW	Watchdog clock
8	ADC	0x1	RW	ADC clock
9	I2C1	0x1	RW	I2C1 clock
10	I2C2	0x1	RW	I2C2 clock
11	MFT1	0x1	RW	MFT1 clock
12	MFT2	0x1	RW	MFT2 clock
13	RTC	0x1	RW	RTC clock
15:14	RESERVED	0x3	R	RESERVED
16	DMA	0x1	RW	DMA AHB clock
17	RNG	0x1	RW	RNG AHB clock
31:18	RESERVED	0x0	R	RESERVED