

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China








BlueNRG



Upgradable Bluetooth® Low Energy network processor

Datasheet - production data



Features

- Bluetooth specification v4.0 compliant, slave single-mode Bluetooth low energy network processor
- Embedded Bluetooth low energy protocol stack: GAP, GATT, SM, L2CAP, LL, RF-PHY
- Bluetooth low energy profiles provided separately
- Operating supply voltage: from 2.0 to 3.6 V
- 8.2 mA maximum TX current (@0 dBm, 3.0 V)
- Down to 1.7 µA current consumption with active BLE stack
- Integrated linear regulator and DC-DC stepdown converter
- Up to +8 dBm available output power (at antenna connector)
- Excellent RF link budget (up to 96 dB)
- Accurate RSSI to allow power control
- Proprietary application controller interface (ACI), SPI based, allows interfacing with an external host application microcontroller
- Full link controller and host security

- High performance, ultra-low power Cortex-M0 32-bit based architecture core
- Upgradable BLE stack (stored in embedded Flash memory, via SPI)
- AES security co-processor
- Low power modes
- 16 or 32 MHz crystal oscillator
- 12 MHz ring oscillator
- 32 kHz crystal oscillator
- 32 kHz ring oscillator
- Compliant with the following radio frequency regulations: ETSI EN 300 328, EN 300 440, FCC CFR47 Part 15, ARIB STD-T66
- Available in QFN32 (5 x 5 mm) and WLCSP34 (2.66 x 2.56 mm) packages
- Operating temperature range: -40 °C to 85 °C

Applications

- Watches
- Fitness, wellness and sports
- Consumer medical
- Security/proximity
- Remote control
- Home and industrial automation
- Assisted living
- Mobile phone peripherals
- PC peripherals

Table 1: Device summary

Order code	Package	Packing					
BLUENRGQTR	QFN32 (5 x 5 mm)	Tape and reel					
BLUENRGCSP	WLCSP34 (2.66 x 2.56 mm)	Tape and reel					

^	$\boldsymbol{\wedge}$	n	tc	'n	te
١.	L J			-, ,	

1	Descript	ion	5
2	General	description	6
3	Pin desc	ription	8
4		ion circuits	
5		agram and descriptions	
	5.1	Core, memory and peripherals	
	5.2	Power management	
	5.3	Clock management	
	5.4	Bluetooth low energy radio	
6	Operatin	g modes	
7	=	ion controller interface	
8		e maximum ratings and thermal data	
9		characteristics	
10		Il specification	
	10.1	Electrical characteristics	
	10.2	RF general characteristics	
	10.3	RF transmitter characteristics	
	10.4	RF receiver characteristics	29
	10.5	High speed crystal oscillator (HSXOSC) characteristics 10.5.1 High speed crystal oscillator (HSXOSC)	
	10.6	Low speed crystal oscillator (LSXOSC) characteristics	
	10.7	High speed ring oscillator (HSROSC) characteristics	
	10.8	Low speed ring oscillator (LSROSC) characteristics	
	10.9	N-fractional frequency synthesizer characteristics	
	10.10	SPI characteristics	
11	Package	information	35
	11.1	QFN32 package information	
	11.2	WLCSP34 package information	
12	PCB ass	embly guidelines	40
13		history	

BlueNRG List of tables

List of tables

Table 1: Device summary	1
Table 2: Pinout description	
Table 3: External component list	13
Table 4: SPI interface	15
Table 5: Operating modes	20
Table 6: Transition times	
Table 7: Absolute maximum ratings	23
Table 8: Thermal data	23
Table 9: Recommended operating conditions	24
Table 10: Electrical characteristics	25
Table 11: RF general characteristics	27
Table 12: RF Transmitter characteristics	28
Table 13: RF receiver characteristics	29
Table 14: High speed crystal oscillator characteristics	30
Table 15: Low speed crystal oscillator characteristics	32
Table 16: High speed ring oscillator characteristics	32
Table 17: Low speed ring oscillator characteristics	32
Table 18: N-fractional frequency synthesizer characteristics	33
Table 19: SPI characteristics	33
Table 20: QFN32 (5 x 5 x 1 pitch 0.5 mm) mechanical data	37
Table 21: WLCSP34 (2.66 x 2.56 x 0.5 pitch 0.4 mm) mechanical data	
Table 22: Flip Chip CSP (2.66 x 2.56 x 0.5 pitch 0.4 mm) package reflow profile recommendation	40
Table 23: Document revision history	42



List of figures BlueNRG

List of figures

Figure 1: BlueNRG application block diagram	7
Figure 2: Pinout top view (QFN32)	
Figure 3: Pinout top view (WLCSP34)	
Figure 4: Pinout bottom view (WLCSP34)	9
Figure 5: BlueNRG application circuit: active DC-DC converter QFN32 package	
Figure 6: BlueNRG application circuit: non active DC-DC converter QFN32 package	12
Figure 7: BlueNRG application circuit: active DC-DC converter WLCSP package	12
Figure 8: BlueNRG application circuit: non active DC-DC converter WLCSP package	13
Figure 9: Block diagram	15
Figure 10: Power management strategy using LDO	
Figure 11: Power management strategy using step-down DC-DC converter	
Figure 12: Simplified state machine	20
Figure 13: Simplified block diagram of the amplitude regulated oscillator	31
Figure 14: SPI timings	
Figure 15: QFN32 (5 x 5 x 1 pitch 0.5 mm) package outline	
Figure 16: QFN32 (5 x 5 x 1 pitch 0.5 mm) package detail "A"	
Figure 17: WLCSP34 (2.66 x 2.56 x 0.5 pitch 0.4 mm) package outline	
Figure 18: Flip Chip CSP (2.66 x 2.56 x 0.5 pitch 0.4 mm) package reflow profile recommendation	40

BlueNRG Description

1 Description

The BlueNRG is a very low power Bluetooth Low Energy (BLE) single-mode network processor, compliant with Bluetooth specification v4.0. The BlueNRG can act as slave. The Bluetooth Low Energy stack runs on the embedded ARM Cortex-M0 core. The stack is stored on the on-chip non-volatile Flash memory and can be easily upgraded via SPI. The device comes pre-programmed with a production-ready stack image (whose version could change at any time without notice). A different or more up-to-date stack image can be downloaded from the ST web site and programmed on the device through the ST provided software tools. The BlueNRG allows applications to meet the tight advisable peak current requirements imposed by the use of standard coin cell batteries. The maximum peak current is only 10 mA at 1 dBm of output power. Ultra low-power sleep modes and very short transition times between operating modes allow very low average current consumption, resulting in longer battery life. The BlueNRG offers the option of interfacing with external microcontrollers using SPI transport layer.

General description BlueNRG

2 General description

The BlueNRG is a single-mode Bluetooth low energy slave network processor, compliant with the Bluetooth specification v4.0.

It integrates a 2.4 GHz RF transceiver and a powerful Cortex-M0 microcontroller, on which a complete power-optimized stack for Bluetooth single mode protocol runs, providing:

- Slave role support
- GAP: peripheral, broadcaster roles
- ATT/GATT: client and server
- SM: privacy, authentication and authorization
- L2CAP
- Link Layer: AES-128 encryption and decryption

An on-chip non-volatile Flash memory allows on-field Bluetooth low energy stack upgrade.

The device allows applications to meet the tight advisable peak current requirements imposed by the use of standard coin cell batteries. If the high efficiency embedded DC-DC step-down converter is used, the maximum input current is only 15 mA at the highest output power (+8 dBm). Even if the DC-DC converter is not used, the maximum input current is only 29 mA at the highest output power, still preserving battery life.

Ultra low-power sleep modes and very short transition time between operating modes result in very low average current consumption during real operating conditions, providing very long battery life.

Two different external matching networks are suggested: standard mode (TX output power up to +5 dBm) and high power mode (TX output power up to +8 dBm).

The external host application processor, where the application resides, is interfaced with the BlueNRG through an application controller interface protocol based on a standard SPI interface.

BlueNRG General description

Figure 1: BlueNRG application block diagram Application processor Application Bluetooth Low Energy **Profiles** BlueNRG Application Application SPI Controller Interface Controller Interface Bluetooth Low Energy Stack 2.4GHz Radio GAMS20150507EC-1213

Pin description BlueNRG

3 Pin description

The device pinout is shown in Figure 2: "Pinout top view (QFN32)", Figure 3: "Pinout top view (WLCSP34)" and Figure 4: "Pinout bottom view (WLCSP34)". In Table 2: "Pinout description" a short description of the pins is provided.





Figure 2: Pinout top view (QFN32)

Figure 3: Pinout top view (WLCSP34)



Note: Top view (balls are underneath).

BlueNRG Pin description

Figure 4: Pinout bottom view (WLCSP34)




Table 2: Pinout description

Pins		Marria	1/0	D		
QFN32	WLCSP	Name	I/O	Description		
1	E2	SPI_MOSI	I	SPI_MOSI		
2	E1	SPI_CLK	I	SPI_CLK		
3	D2	SPI_IRQ	0	SPI_IRQ		
4	D1	TEST1	I/O	Test pin		
5	C1	VBAT3	VDD	2.0-3.6 battery voltage input		
6	C2	TEST2	I/O	Test pin connected to GND		
7	B1	TEST3	I/O	Test pin connected to GND		
8	B2	TEST4	I/O	Test pin connected to GND		
9	A1	TEST5	I/O	Test pin connected to GND		
10	В3	TEST6	I/O	Test pin connected to GND		
11	A2	TEST7	I/O	Test pin connected to GND		
12	A3	VDD1V8	0	1.8 V digital core		
13	A4	TEST8	TEST8 I/O T			
14	A5	TEST9	I/O	Test pin not connected		
15	B4	TEST11		Test pin not connected (QFN32) Test pin connected to GND (WLCSP)		
16	B5	TEST12	I/O	Test pin not connected (QFN32) Test pin connected to GND (WLCSP)		
17	A6	FXTAL1	1	16/32 MHz crystal		
18	В6	FXTAL0	1	16/32 MHz crystal		
19	-	VBAT2	VDD	2.0-3.6 battery voltage input		
20	C6	RF1	I/O	Antenna + matching circuit		
21	D6	RF0	I/O	Antenna + matching circuit		
22	E6	SXTAL1	I	32 kHz crystal		
23	E5	SXTAL0	I	32 kHz crystal		
24	D5	VBAT1	VDD	2.0-3.6 battery voltage input		
25	E4	RESETN	1	Reset		

Pin description BlueNRG

Pins		Name	I/O	Description		
QFN32	WLCSP	Name	1/0	Description		
26	F6	SMPSFILT1	0	SMPS output		
27	-	NO_SMPS	I	Power management strategy selection		
28	F5	SMPSFILT2	I/O	SMPS input/output		
29	F3	VDD1V2	VDD1V2 O 1.2			
30	E3	TEST10	I/O	TEST pin connected to GND		
31	F2	SPI_CS	I	SPI_CS		
32	F1	SPI_MISO	0	SPI_MISO		
-	C3	GND		Ground		
-	D3	GND	GND	Ground		
-	D4	GND	GND	Ground		
-	F4	SMPS-GND	GND SMPS ground			

4 Application circuits

The schematics below are purely indicative. For more detailed schematics, please refer to the "Reference design" and "Layout guidelines" which are provided as separate documents.

2.0 V to 3.6 V Power Supply

2.0 V to 3.6 V Power Supply

C1

C2

Application MCU

SPL CS
SPL MOSI
SPL MOSI
SPL LIX
SPL MOSI
SPL MO

Figure 5: BlueNRG application circuit: active DC-DC converter QFN32 package

Figure 6: BlueNRG application circuit: non active DC-DC converter QFN32 package





Figure 7: BlueNRG application circuit: active DC-DC converter WLCSP package



BlueNRG Application circuits

Application MCU

SPI_CIS
SPI_MISO
U1

SPI_MISO
U2

SPI_MISO
U1

SPI_MISO
SPI_CIX
SPI_C

Figure 8: BlueNRG application circuit: non active DC-DC converter WLCSP package

Table 3: External component list

Component	Description
C1	Decoupling capacitor
C2	DC-DC converter output capacitor
C3	DC-DC converter output capacitor
C4	Decoupling capacitor for 1.2 V digital regulator
C5	Decoupling capacitor for 1.2 V digital regulator
C6	Decoupling capacitor
C7	32 kHz crystal loading capacitor ⁽¹⁾
C8	32 kHz crystal loading capacitor (1)
C9	RF balun/matching network capacitor High Performance RF balun/matching network capacitor Standard mode
C10	RF balun/matching network capacitor High Performance RF balun/matching network capacitor Standard mode
C11	RF balun/matching network capacitor High Performance RF balun/matching network capacitor Standard mode
C12	Decoupling capacitor
C13	Decoupling capacitor
C14	RF balun/matching network capacitor High Performance RF balun/matching network capacitor Standard mode
C15	RF balun/matching network capacitor High Performance RF balun/matching network capacitor Standard mode
C16	RF balun/matching network capacitor High Performance RF balun/matching network capacitor Standard mode

Component	Description
C17	16/32 MHz crystal loading capacitor
C18	16/32 MHz crystal loading capacitor
C19	Decoupling capacitor for 1.8 V digital regulator
C20	Decoupling capacitor for 1.8 V digital regulator
C21	RF balun/matching network capacitor High Performance, RF balun/matching network capacitor Standard mode
L1	DC-DC converter input inductor, Isat > 100 mA, Q > 25
L2	RF balun/matching network inductor High Performance
L2	RF balun/matching network inductor Standard mode
L3	RF balun/matching network inductor High Performance
LJ	RF balun/matching network inductor Standard mode
L4	RF balun/matching network inductor High Performance
L4	RF balun/matching network inductor Standard mode
R1	Pull-down resistor on the SPI_IRQ line
RI	(can be replaced by the internal pull-down of the Application MCU)
XTAL1	32 kHz crystal (optional)
XTAL2	16/32 MHz crystal

Notes:

 $^{^{(1)}}$ Values valid only for the crystal NDK NX3215SA-32.768 kHz-EXS00A-MU00003. For other crystals refer to what specified in their datasheet.

5 Block diagram and descriptions

A block diagram of the device is shown in *Figure 9: "Block diagram"*. In the following subsections a short description of each module is given.

VBAT1 ⊠-VBAT2 ⊠-VBAT3 ⊠-⊠TEST1 SMPSFILT1 X TEST2
-XTEST3
-XTEST4
-XTEST5 Power SMPSFILT2 NO_SMPS/SMPS_GND VDD1V2 Bluetooth Management Low Energy Processor VDD1V8 ☑ & Memories -⊠TEST6 RESETN 🔀 Test -⊠TEST7 Control -⊠ TEST8 -⊠TEST9 -⊠TEST10 -⊠TEST11 RF0 🛛 RF1 RF Transceiver TEST12 AES co-processor -⊠SPI_IRQ -⊠SPI_MOSI -⊠SPI_MISO -⊠SPI_CLK -⊠SPI_CS FXTAL1 X 16/32 MHz 12 MHz FXTAL2 Application Controller SXTAL1 X Interface 32 kHz 32 kHz SXTAL2 X RC osc. Crystal osc. Clock Management

Figure 9: Block diagram

5.1 Core, memory and peripherals

The device contains an ARM Cortex-M0 microcontroller core that supports ultra-low leakage state retention mode and almost instantaneously returning to fully active mode on critical events.

The memory subsystem consists of 64 KB Flash, and 12 KB RAM, divided in two blocks of 6 KB (RAM1 and RAM2). Flash is used for the M0 program. No RAM or FLASH resources are available to the external microcontroller driving the BlueNRG.

The application controller interface (ACI) uses a standard SPI slave interface as transport layer, basing in five physical wires:

- 2 control wires (clock and slave select)
- 2 data wires with serial shift-out (MOSI and MISO) in full duplex
- 1 wire to indicate data availability from the slave

Table 4: SPI interface

Name	Direction	Width	Description
SPI_CS	In	1	SPI slave select = SPI enable.
SPI_CLK	In	1	SPI clock (max 8 MHz).
SPI_MOSI	In	1	Master output, slave input.
SPI_MISO	Out	1	Master input, slave output.

Name	Direction	Width	Description
SPI_IRQ	Out	1	Slave has data for master.

All the SPI pins have an internal pull-down except for the CSN that has a pull-up. All the SPI pins, except the CSN, are in high impedance state during the low-power states. The IRQ pin needs a pull-down external resistor.

5.2 Power management

The device integrates both a low dropout voltage regulator (LDO) and a step-down DC-DC converter, and one of them can be used to power the internal circuitry. However even when the LDO is used, the stringent maximum current requirements, which are advisable when coin cell batteries are used, can be met and further improvements can be obtained with the DC-DC converter at the sole additional cost of an inductor and a capacitor.

The internal LDOs supplying both the 1.8 V digital blocks and 1.2 V digital blocks require decoupling capacitors for stable operation.

Figure 10: "Power management strategy using LDO" and Figure 11: "Power management strategy using step-down DC-DC converter", show the simplified power management schemes using LDO and DC-DC converter.




Figure 10: Power management strategy using LDO




Figure 11: Power management strategy using step-down DC-DC converter

5.3 Clock management

The device integrates two low-speed frequency oscillators (LSOSC) and two High speed (16 MHz or 32 MHz) frequency oscillators (HSOSC).

The low frequency clock is used in Low Power mode and can be supplied either by a 32.7 kHz oscillator that uses an external crystal and guarantee up to ±50 ppm frequency tolerance, or by a ring oscillator with maximum ±500 ppm frequency tolerance, which does not require any external components.

The primary high frequency clock is a 16 MHz or 32 MHz crystal oscillator. There is also a fast-starting 12 MHz ring oscillator that provides the clock while the crystal oscillator is starting up. Frequency tolerance of high speed crystal oscillator is ±50 ppm.

The usage of the 16 MHz (or 32 MHz) crystal is strictly necessary.

5.4 Bluetooth low energy radio

The device integrates an RF transceiver compliant with the Bluetooth specification and the standard national regulations in the unlicensed 2.4 GHz ISM band.

The RF transceiver requires very few external discrete components. It provides 96 dB link budgets with excellent link reliability, keeping the maximum peak current below 15 mA.

In Transmit mode, the power amplifier (PA) drives the signal generated by the frequency synthesizer out to the antenna terminal through a very simple external network. The power delivered as well as the harmonic content depends on the external impedance seen by the PA.

The output power is programmable from -18 dBm to +8 dBm, to allow a user-defined power control system and to guarantee optimum power consumption for each scenario.

BlueNRG Operating modes

6 Operating modes

Several operating modes are defined for the BlueNRG:

- Reset mode
- Sleep mode
- Standby mode
- Active mode
- Radio mode
 - Receive Radio mode
 - Transmit Radio mode

In Reset mode, the device is in ultra-low power consumption: all voltage regulators, clocks and the RF interface are not powered. The device enters Reset mode by asserting the external reset signal. As soon as it is de-asserted, the device follows the normal activation sequence to transit to Active mode.

In Sleep mode either the low speed crystal oscillator or the low speed ring oscillator are running, whereas the high speed oscillators are powered down as well as the RF interface. The state of the device is retained and the content of the RAM is preserved. Depending on the application, part of the RAM (RAM2 block) can be switched off during sleep to save more power (refer to stack mode 1, described in UM1868).

While in Sleep mode, the device waits until an internal timer expires and then it goes into Active mode. The transition from Sleep mode to Active mode can also be activated through the SPI interface.

Standby mode and Sleep mode are equivalent but the low speed frequency oscillators are powered down. In Standby mode the device can be activated through the SPI interface.

In Active mode the device is fully operational: all interfaces, including SPI and RF, are active as well as all internal power supplies together with the high speed frequency oscillator. The MCU core is also running.

Radio mode differs from Active mode as also the RF transceiver is active and it is capable of either transmitting or receiving.

Figure 12: "Simplified state machine" reports the simplified state machine:

Operating modes BlueNRG

RESET

Treset-active

Tstandby-active

STANDBY

ACTIVE

Figure 12: Simplified state machine

Table 5: Operating modes

RX

T_{TX-active}

TX

AM17668v1

State	Digital LDO	SPI	LSOSC	HSOSC	Core	RF synt.	RX chain	TX chain
	OFF							
Reset	Register contents lost	OFF	OFF	OFF	OFF	OFF	OFF	OFF
	ON							
Standby	Register contents retained	ON	OFF	OFF	OFF	OFF	OFF	OFF
	ON							
Sleep	Register contents retained	ON	ON	OFF	OFF	OFF	OFF	OFF
	ON							
Active	Register contents retained	ON	-	ON	ON	OFF	OFF	OFF
	ON							
RX	Register contents retained	ON	-	ON	ON	ON	ON	OFF
	ON							
TX	Register contents retained	ON	-	ON	ON	ON	OFF	ON

BlueNRG Operating modes

Table 6: Transition times

Transition	Maximum time	Condition
	1.5 ms	32 kHz not available
Reset-active (1)	7 ms	32 kHz RO
	94 ms	32 kHz XO
	0.42 ms	32 kHz not available
Standby-active (1)	6.2 ms	32 kHz RO
	93 ms	32 kHz XO
Sleep-active (1)	0.42 ms	
Active-RX	125 µs	Channel change
Active-RA	61 µs	No channel change
Active-TX	131 µs	Channel change
Active-17	67 µs	No channel change
RX-TX or TX-RX	150 µs	

Notes:

 $^{^{(1)}}$ These measurements are taken using NX3225SA-16.000 MHz-EXS00A-CS05997.

7 Application controller interface

The application controller interface (ACI) is based on a standard SPI module with speeds up to 8 MHz. The ACI defines a protocol providing access to all the services offered by the layers of the embedded Bluetooth stack. The ACI commands are described in the associated document on ACI command interface (UM1755). In addition, the ACI provides a set of commands that allow to program BlueNRG firmware from an external device connected to SPI. The complete description of updater commands and procedures is provided in a separate application note (AN4491).

22/44 DocID025108 Rev 10

8 Absolute maximum ratings and thermal data

Absolute maximum ratings are those values above which damage to the device may occur. Functional operation under these conditions is not implied. All voltages are referred to GND.

Table 7: Absolute maximum ratings

Pin	Parameter	Value	Unit
5, 19, 24, 26, 28	DC-DC converter supply voltage input and output	-0.3 to +3.9	V
12, 29	DC voltage on linear voltage regulator	-0.3 to +3.9	V
1, 2, 3, 4, 6, 7, 8, 9, 10, 11, 25, 27, 30, 31, 32	DC voltage on digital input/output pins	-0.3 to +3.9	V
13, 14, 15,16	DC voltage on analog pins	-0.3 to +3.9	V
17, 18, 22, 23	DC voltage on XTAL pins	-0.3 to +1.4	V
20, 21 (1)	DC voltage on RF pins	-0.3 to +1.4	٧
Тѕтѕ	Storage temperature range	-40 to +125	°C
V _{ESD} -HBM	Electrostatic discharge voltage	±2.0	kV

Notes:

Table 8: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-amb}	Thermal resistance junction-ambient	34 (QFN32) 50 (WLCSP36)	°C/W
R _{thj-c}	Thermal resistance junction-case	2.5 (QFN32) 25 (WLCSP36)	°C/W

⁽¹⁾+8 dBm input power at antenna connector in Standard mode, +11 dBm in High Power mode, with given reference design.

General characteristics BlueNRG

9 General characteristics

Table 9: Recommended operating conditions

Symbol	Parameter		Тур.	Max.	Unit
V_{BAT}	Operating Battery supply voltage	2.0		3.6	V
T _A	Operating Ambient temperature range	-40		+85	°C

10 Electrical specification

10.1 Electrical characteristics

Characteristics measured over recommended operating conditions unless otherwise specified. Typical value are referred to T_A = 25 °C, V_{BAT} = 3.0 V. All performance data are referred to a 50 W antenna connector, via reference design, QFN32 package version.

Table 10: Electrical characteristics

Symbol	Parameter	Test conditions Min.		Тур.	Max.	Unit		
Power consumption when DC-DC converter active								
		Reset			5		nA	
	π Supply current	Standby	RAM2 OFF		1.3		μA	
			RAM2 ON		2			
		Sleep	32 kHz XO ON (RAM2 OFF)		1.7		μΑ	
			32 kHz XO ON (RAM2 ON)		2.4			
			32 kHz RO ON (RAM2 OFF)		2.8			
			32 kHz RO ON (RAM2 ON)		3.5			
		Active	CPU, Flash and RAM off		2		- mA	
I _{BAT}			CPU, Flash and RAM on		3.3			
		RX	High Power mode		7.7		mA	
IDAI			Standard mode		7.3			
		TX Standard mode	+5 dBm		11		- mA	
			0 dBm		8.2			
			-2 dBm		7.2			
			-6 dBm		6.7			
			-9 dBm		6.3			
			-12 dBm		6.1			
			-15 dBm		5.9			
			-18 dBm		5.8			
		TX High Power mode	+8 dBm		15.1		mA	
			+4 dBm		10.9			
			+2 dBm		9			
			-2 dBm		8.3			
			-5 dBm		7.7			