# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



### Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





### AC/DC Drivers

## Power Factor Correction and Quasi-Resonant DC/DC converter IC

#### **BM1C001F**

#### **General Description**

The compounded LSI of the Power Factor Correction (PFC) converter and Quasi-Resonant (QR) controller type AC/DC converter IC provides an optimum system for all products that include an electrical outlet. BM1C001F has a built in HV starter circuit that tolerates 650V and contributes to low power consumption and high speed start.

The PFC part is a Boundary Conduction Mode (BCM). It reduces the switching loss and the switching noise. This IC has adopted the voltage control mode, a solution that achieves no auxiliary winding and reduces external parts and the bias current.

The DC/DC part is Quasi-Resonant controlled. This control enables soft switching and helps to keep the EMI low. With MOSFET for switching and current detection resistors as external devices, a higher degree of design freedom is achieved.

This IC has over voltage protection for the PFC's output terminal, which protects electrolytic capacitors by stopping switching and makes the standby power consumption low by the PFC ON/OFF control function. The IC includes various protective functions such as VCC over voltage protection, external latch protection, brown out protection, soft start function, per-cycle current limiter and over load protection.

#### Features

- PFC+QR Combo IC
- Built-in 650V tolerance start circuit
- VCC pin: under and over voltage protection
- Brown out function
- External latch terminal function
- PFC boundary current mode (voltage control)
- PFC Zero Cross Detection
- PFC variable max frequency (up to 400kHz)
- PFC Dynamic & Static OVP function

#### PFC Output level setting function

- PFC ON/OFF level setting
- QR low power when load is light (Burst operation) and frequency decrease function
- QR maximum frequency control (120kHz)
- QR\_CS pin open protection and OCP function
- QR Over-Current Protection with AC compensation
- QR Soft Start function
- QR secondary side protection circuit of over-current
- QR\_ZT pin 2 step timeout function and OVP function

#### **Applications**

AC adapters and Household appliances (Printer, TV, Vacuum cleaners, Air cleaners, Air conditioners, IH cooking heaters, Rice cookers, etc.).

#### **Key Specifications**

VCC	8.9V to 26.0V
VH_IN	80V to 600V
Normal	1.2mA (Typ)
Burst	0.6mA (Typ)
PFC	400kHz (Max)
QR	120kHz (Typ)
	-40°C to +85°C
	VH_IN Normal Burst PFC

Package W(Typ) x D(Typ) x H(Max)

SOP18	11.20mm × 7.80mm × 2.01mm	pitch 1.27mm






Figure 1. Application circuit

OProduct structure : Silicon monolithic integrated circuit OThis product has no designed protection against radioactive rays

#### **Pin Configuration**





Figure 2. Pin Layout (Top View)

#### **Pin Description**

Pin Name	I/O	Pin No.	Function	ESD	Diode
Pin Name	1/O	PIII NO.	Function	VCC	GND
VCC	I/O	1	[General] Power supply pin	-	0
GND	I/O	2	[General] GND pin	0	-
QR_FB		3	[ QR ] Feedback detection pin	-	0
QR_ZT	I	4	[ QR ] Zero cross detection pin	-	0
COMP		5	[General] External latch input pin	-	0
P_EO	0	6	[PFC] Error amplifier output pin	-	0
BR	I	7	[General] Input AC voltage monitor pin	-	0
P_RT	I	8	[PFC] Max frequency setting pin	-	0
P_OFFSET		9	[PFC] ON/OFF setting voltage	-	0
P_OVP	-	10	[PFC] Over voltage detection pin	-	0
P_VS	I	11	[PFC] Feedback signal input pin	-	0
QR_CS	I	12	[ QR ] Over-current detection pin	-	0
P_IS	I	13	[PFC] Zero cross detection pin	-	0
P_OUT	0	14	[PFC] External MOS drive pin	0	0
QR_OUT	0	15	[ QR ] External MOS drive pin	0	0
P_TIMER		16	[PFC] OFF time setting pin	-	0
N.C.	-	17	-	-	-
VH_IN		18	[General] Starter circuit pin	-	0

#### Table 1. I/O Pin Functions



#### **Description of Blocks**

#### (1) Starter Block (VH\_IN Pin)

The built-in starter circuit tolerates 650V and enables low standby mode current consumption and high speed starting. After starting, current consumption is idle I<sub>START3</sub> (typ=10uA).

This function is shown in Figure 4 and Figure 5. To supply electric power from AC supply to VHIN, rectification is inputed from both ends of AC waveform to VHIN for stable works (Refer to Figure6).




Figure 4. Starter Circuit Block Diagram

Figure 5. Start-up Current vs VCC Voltage

In addition, VH\_IN pin has a Cap discharge function. (Refer to Figure 6). If the input voltage of the BR pin goes below 1.0V, discharge starts after waiting 256ms. (However during Light load mode, the OLP state of the secondary side output, if there is no power supply from the auxiliary winding, when the IC is in recharge operation, discharge begins after removing the AC outlet without waiting for the timer (256ms), with the current consumption of the internal circuitry of the IC. (Path: Figure 6 (a)))




Figure 6. Starter Circuit Block Diagram

#### (2) Start-Up Sequence (Soft Start Operation, Light Load Operation, Over Load Operation, Auto Recovery Operation)

The start up sequence is showed at Figure 7; the DC/DC part operates first, followed by the PFC part.

A: Input voltage VH IN is applied.


- B: Charge current flows from start circuit to the VCC pin capacitor. Then VCC pin voltage rises.
- C: Monitor the AC voltage by BR pin. And confirm normal state by releasing brown out (BR pin>1.0V).
- D: When V<sub>UVLO1</sub> (typ.13.5V) < VCC pin, UVLO is released and this IC operates.
- E: After rising, the internal regulator, DC/DC part, starts operation, and then VOUT voltage rises. When the DC/DC starts, the DC/DC output voltage is set to be the specified voltage to until t<sub>FOLP</sub> (typ.256ms).

[QR Start-Up Operation]

- F: This IC adjusts the over-current limiter of DC/DC part during the operation of soft start 1 against over voltage and current rising. This term continues for t<sub>ss1</sub> (typ.0.5ms). This IC operates the state until maximum power of QR is 12%.
- G: This IC adjusts the over-current limiter of DC/DC part during the operation of soft start 2 against over voltage and current rising. This term continues for  $t_{ss2}$  (typ.1.0ms). This IC operates the state until maximum power of QR is 25%. H: This IC adjusts the over-current limiter of DC/DC part during the operation of soft start 3 against over voltage and current
- rising. This term continues for t<sub>ss2</sub> (typ.2.0ms). This IC operates the state until maximum power of QR is 50%.
- This IC adjusts the over-current limiter of DC/DC part during the operation of soft start 4 against over voltage and current rising. This term continues for t<sub>ss2</sub> (typ.4.0ms). This IC operates the state until maximum power of QR is 75%.
- J: If secondary voltage is value is set, the QR\_FB voltage value corresponding to load current from photo coupler is constant. At normal state, QR FB voltage is QR FB<V<sub>FBOLP1B</sub> (typ.2.60V).

[PFC Start-Up Operation]

- K: At the point in J or after the QR Soft-start ends (4ms≤), This IC recognizes that the DC/DC part operation is normal, the PFC part starts operation.
- L: If P\_VS pin voltage is greater than V<sub>P SHORT</sub> (typ.0.3V), the IC judges that short detection is normal.
- M: To prevent an excessive current rise and excessive voltage rise in the PFC part, P\_VS voltage rises from 0V. At this time, PFC's DUTY increase from 0% with P\_EO voltage increasing. When P\_VS>2.25V, the output voltage rise is slow, Then, P VS is stable with voltage of 1.625V (ACIN L) or (ACIN H) 2.5V by the input state of the BR pin.



#### (3) VCC Pin Protection Function


BM1C001F includes built-in  $V_{CC}$  low voltage protection function, VCC UVLO (Under Voltage Lock Out),  $V_{CC}$  over voltage protection function, VCC OVP (Over Voltage Protection), and VCC CHARGE function that operates in case the VCC voltage drops. VCC UVLO and VCC OVP monitor the VCC pin and prevent the VCC pin from destroying the switching MOSFET with abnormal voltage. VCC charge function stabilizes the secondary output voltage by charging it from the high voltage line using the starter circuit when the VCC voltage drops.


#### (3-1) VCC UVLO / VCC OVP Function

VCC UVLO is an auto recovery comparator that has voltage hysteresis. VCC OVP is also an auto recovery comparator that has voltage hysteresis. VCC OVP operates detection in case of continuing VCC pin voltage > V<sub>OVP</sub> (typ.27.5V). This function has built-in mask time of t<sub>LATCH</sub>(typ.150us). By this function, this IC masks pin generated surge etc.

#### (3-2) VCC Charge Function

VCC charge function operates once the VCC pin  $>V_{UVLO1}$  and the DC/DC operation starts and then when the VCC pin voltage drops to  $<V_{CHG1}$ . At that time the VCC pin is charged from VH\_IN pin through starter circuit. Therefore, this IC start up stability. At charging time, stop PFC output to stable charge. When the VCC pin voltage rises to VCC  $>V_{CHG2}$ , charging is stopped, and start PFC works. The operations are shown in figure 8.





A: VH\_IN pin voltage rises, VCC pin voltage starts rising.

B: VCC >  $V_{UVLO1}$ , VCC UVLO is released, DC/DC operation starts.

- C: VCC >  $V_{OVP}$ , VCC OVP detects the overvoltage in the IC.
- D: If the state of VCC <  $V_{OVP}$  continued t<sub>LATCH</sub> (typ.100us) time, switching will stop by the OVP function. (Latch mode).

E: VCC < V<sub>CHG1</sub>, VCC terminal voltage rises by VCC recharging function.

- F: VCC >  $V_{CHG2}$ , VCC recharge function stops.
- G: (The same with E.)
- H: (The same with F.)
- I: Voltage of the high voltage line VH is reduced

J: VCC<VUVLO2, VCC UVLO function starts.

K: VCC<V<sub>LATCH</sub>, Latch is released.

L: Secondary output has no load, DCDC works burst operation. VCC pin voltage reduce because power does not supply from auxiliary coil

M:VCC<V<sub>CHG1</sub> VCC terminal voltage rises by VCC recharging function. At that time, PFC switching stops.

N :VCC>  $V_{CHG2}$  VCC recharge function stops. PFC operation starts.

O:(The same with M.)

P:Increas a load, supply electric power from auxiliary coil

#### (4) COMP Pin (Outside Coercive Stop Function)


The COMP Pin is used for coercive stop function. When the COMP Pin is lower than  $V_{COMP}$  (typ.0.5V), PFC and DC/DC blocks stop. A detection timer t<sub>COMP</sub> (typ.150us) is built inside to prevent detection errors caused by noise. The stop mode is latched.


The COMP pin is pulled up in RCOMP (typ.25.9k $\Omega$ ), If the COMP pin is pulled down with a resistance value lower than  $R_T(3.70k\Omega.typ)$ , the IC will detect the abnormality. An application example is shown in Figure 9, 10, 11.

#### **Overheating Protection by NTC Thermistor**

A thermistor is attached to the COMP pin so that latching can be stopped when overheating occurs. In the case of this application, it should be designed so that the thermistor resistance becomes  $R_T$  (typ.3.70k $\Omega$ ) when overheating is detected.

(Figure 9, 10, 11 are application circuit examples in which latching occurs when Ta = 110°C.)








Figure 10. Temperature-Thermistor Resistance Value Characteristics

#### Secondary Output Voltage Overvoltage Protection

A photocoupler is attached to the COMP pin to perform detection of secondary output overvoltage.




Figure 11. Output Overvoltage Protection Application

#### (5) BR Pin

The BR Pin has three functions as shown in Figure 12.

- Function 1: Low AC voltage protection. (Blown IN/OUT)
- Function 2: Detects AC voltage and discharges by VH\_IN Pin.
- Function 3: Detects AC input voltage, whether 240V or 100V, by the amplitude level input to the BR pin The output voltage of the PF" and voltage level of the CS over-current detection are switched to AC240V or AC100V based systems. (PFC Output = AC100V: 260V, AC240V:400V)

The Input to the BR pin is the full-wave / half-wave rectified AC waveform of 50Hz/60Hz voltage divided by resistance. In addition, in order to stabilize the input waveform, the capacitor (1000pF to 0.01uF) must be connected close to the BR pin.

#### (5-1) Low AC Voltage Protection (Blown IN/OUT)

When AC voltage is too low, blown out function can stop the PFC block and QR block. The AC input voltage connects to the BR pin through two divider resistors. When the voltage of the BR pin is higher than  $V_{BR}$  (1.0Vtyp), normal status is detected and DC/DC starts.

After DC/DC started, low voltage in BR pin can stop PFC and DCDC blocks when it`s lower than  $V_{BR}(typ.1.0V)$  and maintains the level for longer than  $t_{BR}(typ.256ms)$ .

#### (5-2) X Capacitor Discharge Function

When AC voltage drop is detected after  $T_{BR}$ (typ.256ms), discharge function becomes possible. Discharge happens when VCC recharge function works.





Figure 12. Blown IN/OUT Application Circuits



#### BM1C001F

#### (5-3) PFC Output Voltage Switching Function

For AC input voltage that varies by region, in order to be as constant as possible boosting ratio by changing the PFC output voltage, PFC is switching the output voltage by AC240V or AC100V-based systems. Thereby, PFC output voltage is changed from 400V to 260V in the case of AC100V-based input. As a result, efficiency is improved.

This feature will detect if the system is AC240V or AC100V based in number and voltage level of the AC waveform that is input to the BR pin. (Refer to Figure 14). See the timing chart of Figure 15, If the waveform (voltage higher than the voltage detection ACIN (Th.=2.5V)) of 9 cycles is entered continuously, The PFC determines the AC240V system. In that case, PFC changes the GM amplifier reference and the PFC output is changed to 400V from 260V.




Figure 14. PFC output voltage switching function

Figure 15. PFC output voltage switching Timing Chart

#### (6) The Quasi-Resonant DC/DC Driver

The IC operates with PFM (Pulse Frequency Modulation) mode method. By monitoring the QR\_FB pin, QR\_ZT pin, and QR\_CS pin, the IC supplies optimum system for DC/DC operation. The IC controls ON width (Turn Off) of external MOSFET by QR\_FB pin and QR\_CS pin. The IC controls OFF width (Turn ON) of external MOSFET by QR\_ZT pin. The details are shown below. (Refer to Figure 16)




Figure 16. DC/DC Block Diagram

#### (6-1) Determination of ON width (Turn OFF)

ON width is controlled by QR\_FB and QR\_CS. The IC decides ON width by comparison between the value which divide QR\_FB pin by  $V_{cs}$  (typ=4) voltage and QR\_CS pin voltage. Besides, by comparison with Vlim1(typ.0.5V)voltage which is generated in IC, QR\_CS comparator level is changed linearly to be shown in Figure 17.

QR\_CS is shared with over-current limiter circuit per pulse.

IC changes over-current limiter level and max frequency by QR\_FB voltage.

mode1: Burst operation

- mode2: Frequency reduction operation (reduce max frequency)
- mode3: Max frequency operation

mode4: Over load operation (To detect over load state, IC stops switching)




Figure 17. QR\_FB Pin Voltage - Over-Current Limiter, Max Frequency Characteristics

To adjust over-current limiter level, CS Over-Current Protection voltage is switched in soft-start, AC voltage. Vlim1 and Vlim2 are changed below.

Soft Start	AC=100V AC=2	40V(PFC=OFF)	AC=240V	(PFC=ON)
Soli Siari	Vlim1	Vlim2	Vlim1	Vlim2
Start to 0.5ms	0.063V ( 12%)	0.016V ( 3%)	0.044V (10%)	0.011V ( 2%)
0.5ms to 1ms	0.125V ( 25%)	0.032V ( 6%)	0.088V (20%)	0.022V ( 4%)
1ms to 2ms	0.250V ( 50%)	0.063V (12%)	0.175V (40%)	0.044V ( 9%)
2ms to 4ms	0.375V ( 75%)	0.094V (19%)	0.263V (60%)	0.066V (13%)
4ms ≤	0.500V (100%)	0.125V (25%)	0.350V (70%)	0.087V (18%)

Table 2	Over-Current	Protection	Voltage	Detail
Table 2.	Over Ourient	1 101001011	vonage	Dotan

\* (percent) is shown comparative value with Vlim1(typ =0.5V)in normal operation.

The reason that distinguish between AC100V and AC230V is by CS over-current protection voltage switch function which is shown to(6-3).

#### (6-2) LEB (Leading Edge Blanking) Function

When a MOSFET for switching is turned ON, surge current occurs because of capacitance or rush current. Therefore, when QR\_CS voltage rises temporarily, the over-current limiter circuit may result to miss detections. To prevent miss detections, the IC has a built-in blanking function which masks for  $t_{LEB}$  (typ.250ns) from switching QR\_OUT pin from L to H. This blanking function enables to reduce noise filter of QR\_CS pin.

#### (6-3) QR\_CS Pin Over-Current Protection Switching Function

When input voltage (VH\_IN) is higher, ON time is short, and the operating frequency increases. As a result, maximum capable power increases for constant over-current limiter. For that while monitoring BR pin (ACIN detect voltage) the IC switches the over-current detection of the IC. In case of high voltage (AC230V) and PFC working, IC changes over-current comparator level to  $\times 0.7$  multiple of normal level.

#### (6-4) Determination of OFF Width (Turn on)

OFF width is controlled at the QR\_ZT pin. When QR\_OUT is Low, the power stored in the coil is supplied to the secondary-side output capacitor. When this power supply ends, there is no more current flowing to the secondary side, so the drain pin voltage of switching MOSFET drops. Consequently, the voltage on the auxiliary coil side also drops. A voltage that was resistance-divided by Rzt1 and Rzt2 is applied to QR\_ZT pin. When this voltage level drops to  $V_{ZT1}$  (typ.100mV) or below, MOSFET is turned ON by the ZT comparator. Since zero current status is detected at the QR\_ZT pin, time constants are generated using Czt, Rzt1, and Rzt2. Additionally, a ZT trigger mask function (described in section 6-5) and a ZT timeout function (described in section 6-6) are built in IC.

In addition, Voltage auxiliary winding voltage (Vs) becomes negative while the switching is ON, There is a possibility that the surge voltage negative is input to the pin QR\_ZT during the switching timing. For this reason, To avoid of-0.3V Contact Rating below, Please connect a Schottky diode between the pin and GND. (Refer to Figure 16)

#### (6-5) ZT Trigger Mask Function (Figure 18)

When switching is set from ON to OFF, superposition of noise may occur at the QR\_ZT pin.

Then, the ZT comparator and ZTOVP comparator are masked for the T<sub>ZTMASK</sub> time to prevent ZT comparator operation errors.




Figure 18. The Function of QR\_ZT Trigger Mask.

- A: DC/DC OFF => ON
- B: DC/DC ON => OFF
- C: Since a noise occurs to QR\_ZT pin at B, IC masks ZT comparator and ZTOVP comparator detection for T<sub>ZTMASK</sub> time.

#### (6-6) ZT Timeout Function (Figure 19)

#### (6-6-1) ZT Timeout Function 1

When QR\_ZT pin voltage is not higher than V<sub>ZT2</sub>(typ=200mV) for t<sub>ZTOUT1</sub> such as start or low output voltage, QR\_ZT pin shorts to ground and IC turns on MOSFET by force.

#### (6-6-2) ZT Timeout Function 2

After ZT comparator detects low voltage level, when IC does not detect a following low voltage level within t<sub>ZTOUT2</sub>, IC turns on MOSFET by force. After ZT comparator detects bottom at once, the function operates. For that, it does not operate at start or at low output voltage. When IC is not able to detect low voltage level by decreasing auxiliary coil voltage, the function operates.




Figure 19. The Function of ZT Time Out.

- A: When starting, IC starts to operate by ZT timeout function1 for QR\_ZT=0V.
- B: MOSFET turns ON
- C: MOSFET turns OFF
- D: QR\_ZT voltage is lower than  $V_{ZT2} \left( typ.200mV \right)$  by QR\_ZT dump decreasing.
- E: MOSFET turns ON by ZT timeout fucntion2 after  $T_{ZT2}$  (typ.5us) from D point.
- F: QR\_ZT voltage is lower than  $V_{ZT2}$  (typ.200mV) by QR\_ZT dump decreasing.
- G: MOSFET turns ON by ZT timeout fucntion2 after  $T_{ZT2}$  (typ.5us) from F point.
- H: QR\_ZT pin is short to GND.
- I: MOSFET turns ON by ZT timeout function1 after T<sub>ZTOUT1</sub>(typ.15us).

#### (6-7) Soft Start Sequence

Normally, when AC voltage is applied there is a large amount of current flow then secondary the output voltage and current overshoot. To prevent it, the IC has a built-in soft-start function. When VCC pin voltage is lower than  $V_{UVLO2}$  (typ.8.2V), IC is reset. After that, when AC voltage is applied, the IC operates soft-start. The soft start function is shown below:

start to 0.5ms	=>	Set QR CS limiter to 12.5% of normal operation.
0.5ms to 1ms	=>	Set QR_CS limiter to 25% of normal operation.
1ms to 2ms	=>	Set QR_CS limiter to 50% of normal operation.
2ms to 4ms	=>	Set QR_CS limiter to 75% of normal operation.
4ms ≤	=>	normal operation

#### (6-8) QR\_ZT OVP (Over Voltage Protection)

The built-in OVP function to QR\_ZT of the IC has a protection type that is latch mode. ZTOVP corresponds to DC voltage detection and pulse detection for QR\_ZT pin.

When the QR\_ZT pin voltage is over V<sub>ZTL</sub> (typ=5.0V), IC starts to detect ZTOVP function.

To prevent ZT OVP from miss-detecting by surge noise, IC builds in 3count and t<sub>LATCH</sub>(typ=100us) timer.

ZT OVP function operates in all states (normal state and over load state and burst state) after t<sub>ZTMASK</sub>(0.6us).

For pulse detection, ZT OVP operation starts detection after tzTMASK delay time from QR\_OUT: H->L




Figure 20. The Function of Latch Mask and ZT OVP

- A: When QR\_OUT voltage is changed from H to L, QR\_ZT voltage is up. Then, surge pulse occurs to QR\_ZT. For that, because IC builds in t<sub>ztmask</sub> time (typ=0.6us), IC does not detect ZTOVP for t<sub>ztmask</sub> time.
- B: IC detects ZTOVP after  $t_{ztmask}$  time (typ=0.6us) when QR\_ZT voltage > 5.0V.
- C: When ZTOVP comparator counts 3 pulse, t<sub>LATCH</sub> timer (typ=100us) operates.
- D: When it takes for 100us from C, IC detects ZT OVP and IC carries out latch stop.

#### (6-9) QR\_CS Open Protection

When QR\_CS is OPEN, to prevent QR\_OUT pin from changing to H by noise, IC builds in CS open protection. When QR\_CS is open, QR\_OUT switching is stopped by the function. (This is auto-recovery.)




Figure 21. QR\_CS Open Protection Circuit.

#### (6-10) OUTPUT Over Load Protection (FB OLP Comparator)

When secondary output is at over load, IC detects it by FB OLP, then the IC stops switching.

In OLP state, because the secondary photo-coupler has no current flow, QR\_FB voltage is up.

When the condition continues for  $t_{FOLP}$  (typ =256ms), IC judges over load state, QR\_OUT and P\_OUT are fixed to low. After QR\_FB voltage is over V<sub>FOLP1A</sub> (typ =2.8V), when QR\_FB voltage is lower than V<sub>FOLP1B</sub> (typ =2.6V) within  $t_{FOLP}$  (typ =256ms), over load protection timer is reset.

In starting, because QR\_FB is pull-up by a resistor to internal voltage, QR\_FB voltage starts to operate in the state which is more than  $V_{FOLP1A}$  (typ =2.8V).

For that, please set the stable time of secondary output voltage within  $t_{FOLP}$  (typ =256ms).

After detecting over load, IC is stopped for t<sub>OLPST</sub> (typ =2048ms), IC is on auto-recovery operation.

In stopping switching, though VCC voltage is not charged from auxiliary coil side, IC operates re-charge function from starter circuit, VCC voltage keeps VCC pin voltage > V<sub>UVLO2</sub>.




Figure 22. Auto Restart Operation by Over Load Protection.

- A: When QR\_FB voltage is over VFOLP1A (typ.2.8V), FBOLP comparator detects over load.
- B: When the state A continues for tFOLP (typ.256ms), IC stops switching by over load protection.
- C: During stopping switching by over load protection, VCC voltage drops. When VCC voltage is lower than V<sub>CHG</sub>, VCC re-charge function operates, VCC voltage is up.
- D: When VCC voltage is higher than V<sub>CHG2</sub> by re-charge function, VCC recharge function is stopped.
- E: From B, it takes for t<sub>OLPST</sub> (typ.2048ms), IC starts switching with soft-start.
- F: When over load state continues, QR\_FB voltage is over V<sub>FOLP1A</sub>. When it takes for t<sub>FOLP</sub>(typ.256ms) from E, IC stops switching.
- G: During stopping switching by over load protection, VCC voltage drops. When VCC voltage is lower than V<sub>CHG1</sub>, VCC re-charge function operates, VCC voltage is up.
- H: When VCC voltage is higher than V<sub>CHG2</sub> by re-charge function, VCC recharge function is stopped.

#### (6-11) QR\_OUT Pin Voltage Clamp Function

For the purpose of protecting the external MOSFET, H level of QR\_OUT is clamped to V<sub>OUTH</sub> (typ.12.5V)

It prevents gate destruction of MOSFET by rising VCC voltage. (refer to Figure 20) QR\_OUT is pull-down R<sub>PDOUT</sub> (typ.100k $\Omega$ ).




Figure 23. The Simple Circuit of QR\_OUT Pin.

#### (7) Power Factor Correction (PFC: Power Factor Correction) Part

The Power Factor Correction Circuit is a voltage control method with the PFM boundary conduction mode. The operation circuit is shown is Figure 24 and Timing chart is shown in Figure 25.

Switching Operation

- (1) Inductor current  $(I_L)$  increases after MOSFET changes to ON.
- (2) The slope set by  $P_RT$  is compared with  $V_{P_EO}$  when MOSFET is turned ON,  $I_L$  increases current.
- (3) MOSFET is set to be ON after P\_IS terminal detects at the zero point.




Figure 24. The Operation Circuit of PFC.

Figure 25. The Switching Timing Chart.

#### (7-1) gmAMP

P\_VS pin monitors a voltage divided level between resistors of output voltage. P\_VS pin has the piled up ripple voltage of AC frequency (50Hz/60Hz).

The gmAMP filters this ripple voltage and controls the voltage level of P\_EO, by responding to error of P\_VS pin voltage and internal reference voltage  $V_{P_VSAMP}$  (typ.2.5V (1.625V)).

Please set cut-off frequency of filter at P\_EO pin showed in Figure 26, to about  $5\sim10$ Hz. Gm constant is designed 44uA / V.




Figure 26. The Block Diagram of gmAMP.

#### (7-2) P VS Short Protection

The PFC built-in short protection function at P\_VS works by stopping switching at P\_OUT when P\_VS voltage < VP\_SHORT (typ:0.3V/0.195V: -92% voltage of PFC output). The operation is shown is Figure 27.




Figure 27. The Short Protection of P VS Terminal...

(7-3) Gain Boost Function in P\_VS low Voltage There are instances where Dropping of output voltage by sudden load changes happens, because of slow PFC voltage response, output voltage is low for a long time. Therefore, PFC speeds up voltage control loop gain when P VS pin voltage is low around V<sub>PGUP</sub> (typ.2.25V) (Output voltage - 10%). In the operation, ON-duty at P OUT pin increases, PFC prevents output voltage from dropping for a long time. This operation is stopped when P VS pin voltage is higher than V<sub>GUP</sub> (typ.2.25V).

#### (7-4) Gain Decrease Function in P\_VS over Voltage (Dynamic OVP)

In case the output voltage is high by starting up or sudden output load changes, and because PFC voltage response is slow, output voltage is high for a long time. Therefore, PFC speeds up voltage control loop gain when P\_VS pin voltage is high around VP OVP1 (typ.2.625). In this operation, ON-duty at P\_OUT pin decreases, PFC prevents output voltage from rising for a long time. This operation is stopped when P VS pin voltage is lower than Vp ovp1(typ.2.625V).

#### (7-5) P VS Over Voltage Protection Function (Static OVP)

PFC has a second built-in over voltage protection, for the case that P VS voltage exceeds over the first over voltage protection voltage V<sub>P OVP1</sub>. In case of auto recovery, P VS pin voltage is exceeded V<sub>P OVP2</sub> (typ.2.725V), switching is stopped instantly. When P VS pin voltage decrease lower than V<sub>P OVP2</sub> (typ.2.725V), switching operation is re-start. Refer to Figure 28.




Figure 28. P VS Over Voltage Protection (Auto Restart Mode).

#### (7-6) P\_OVP Terminal Over Voltage Protection Function

P\_OVP terminal has over voltage protection function to avoid P\_OVP voltage increasing more than V<sub>P\_OVP2</sub> when P\_VS feedback circuit is under abnormal condition and to stop PFC output (latch mode).

IC stops switching (latch mode) after timer count (16ms), P\_OVP increases more than  $V_{P_OVP3}$  (typ.2.5V). Because of the timer, IC avoids detection error. The operation is shown is Figure 30.




Figure 29. The Protection of P\_POVP terminal(Latch mode).



#### (7-7) The P\_IS Terminal Zero Current Detection and Over-Current Detection Function

Zero current detection circuit is used to sense the zero crossing of Inductor current (IL). P\_OUT output is set to be low after zero detection delay because P\_IS voltage becomes more than zero current detection voltage. The over-current detection of an inductor current is set to be  $V_{th}$ =-0.6V (typ) of P\_IS voltage. To remove switching noise, we recommend additional CR filter in P\_IS pin. The operation is shown is Figure 32.




Figure 31. Current Detection Circuit of P\_IS Terminal




Figure 32. P\_IS Zero Current Detection Delay Time

#### (7-8) P\_RT Terminal

The frequency of the triangle waveform is generated by the oscillator block by external resistor on R\_RT. The relationship of RT value and frequency is shown in Figure 34. The maximum ON width is calculated by the following expression on application.

$$T_{ON\_MAX}[s] = \frac{2 \times L \times P_o}{V_{ACMin}^2 \times \eta}$$

V<sub>AC</sub>: Input power , Inductor: L, Max output power(W), Efficiency  $\eta$ 

We recommend that the period set by P\_RT terminal is to be more than max ON width ( $T_{ON\_MAX}$ ). Also, to improve efficiency in light load mode, rising frequency is controlled by the frequency set by P\_RT. So the range of setting frequency is  $\leq$ 400kHz(typ). External resistance range on the RT pin is 82kΩ $\leq$ 390kΩ. RT terminal can also set Delay time from the zero-crossing detection (Vth=-10mV) comparator output change point. (Refer to Figure 35).





Figure 33. The Relationship of RT and Operation Frequency\*



PFC Zero Current Detection Delay\*

\*The above chart is for reference only. After confirmation of the actual device, please set the constant.




Figure 34. The Relationship of RT and ON Width\*

#### (7-9) PFC OFF Configuration Function

Figure 36 shows the operation circuit and Figure 37 shows timing chart. This function can be used to stop PFC block and to improve efficiency of the system for light load. The light load is detected when QR\_FB's voltage is low. The P\_TIMER pin sets timer by capacitor's value to PFC stopping output from light load condition detection.

When QR\_FB's voltage is lower than P\_OFFSET's voltage in BM1C001F, the capacitor of P\_TIMER pin starts to charge. When P\_TIMER's voltage is higher than 2.0V (typ), P\_OUT is stopped. When QR\_FB's voltage is higher than P\_OFFSET's voltage, P\_OUT starts again (Auto Restart).

For the stabilization of P\_OFFSET pin voltage, connect a capacitor (1000pF $\leq$ ) between the pin and GND. In addition, there is a need to connect a 140k $\Omega \leq$  400k $\Omega$  resistance to be connected to the P\_OFFSET Pin. P\_OFFSET pin and P\_TIMER pin connect to GND if does not use PFC=OFF function. After start up, adjust VCC voltage not to change VCC recharge mode for stable work in light load mode.




Figure 36. Operation Circuit

Figure 37. Timing Chart

Operation Mode of Protection Circuit Operation mode of protection functions are shown in Table 3.

		Operation Mode			
Item	Comments	Detection Method	Operation At Detection	Release Method	Operation At Release
VCCUVLO	VCC Pin Low Voltage Protection	VCC<8.2V (VCC Falling)	PFC Part, DC/DC Part STOP	VCC>13.5V (VCC Rising)	PFC Part, DC/DC Part Start Up Operation
VCCOVP	VCC Pin Over Voltage Protection	VCC>27.5V During 100us (VCC Rising)	PFC Part, DC/DC Part Latch STOP	VCC<7.7V (VCC Falling)	PFC Part, DC/DC Part Start Up Operation
Brown Out (PFC)	Input AC Voltage Low Voltage Protection	BR<1.0V During 256ms (BR Falling)	PFC Part STOP, X-Cap Disharging	BR>1.0V (BR Rising)	Normal Operation
Brown Out (QR)	Input AC Voltage Low Voltage Protection	BR<1.0V During 256ms (BR Falling)	DC/DC Part STOP	BR>1.0V (BR Rising)	Normal Operation
COMP	COMP Pin Protection	COMP<0.5V During 150us (COMP Falling)	PFC Part, DC/DC Part Latch Stop	VCC<7.7V (VCC Falling)	PFC Part, DC/DC Part Start Up Operation
QR_FB_OLP	QR_FB Pin Over-Current Protection	QR_FB>2.8V During 256ms (QR_FB Rising)	DC/DC ,PFC Parts STOP	QR_FB<2.6V During 2048ms (QR_FB Falling)	Normal Operation
QR_ZT OVP	QR_ZT Pin Over Voltage Protection	QR_ZT>5.0V During 100us (QR_QR_ZT Rising)	DC/DC, PFC Parts Latch Stop	VCC<7.7V (VCC Falling)	Normal Operation
P_IS OCP	P_IS Pin Short Protection	P_IS<-0.60V (P_IS Falling)	PFC Part Output STOP	P_IS>-0.60V (P_IS Rising)	Normal Operation
P_VS Short Protection 1(2)	P_VS Pin Short Protection	P_VS<0.300V(0.195V) (P_VS Falling)	PFC Part Operation STOP	P_VS>0.300V(0.195V) (P_VS Rising)	Normal Operation
P_VS Gain rise voltage1(2)	P_VS Pin Low Voltage Gain Boost Function	P_VS<2.250V(1.462V) (P_VS Falling)	Gm-Amp. GAIN Boost	P_VS>2.250V(1.462V) (P_VS Rising)	Normal Operation
P_VS Gain fall voltage1(2)	P_VS Pin Dynamic Over Voltage Protection	P_VS>2.625V(1.706V) (P_VS Rising)	Gm-Amp. GAIN Down	P_VS<2.625V(1.706V) (P_VS Falling)	Normal Operation
P_VS over voltage protection1(2)	P_VS Pin Static Over Voltage Protection	P_VS>2.725V(1.771V) (P_VS Rising)	PFC Part STOP	P_VS<2.600V(1.690V) (P_VS Falling)	Normal Operation
P_OVP OVP	P_OVP Pin Over Voltage Protection	P_OVP>2.5V (P_VS Rising)	PFC Part, DC/DC Part Latch Stop	VCC<8.2V (VCC Falling)	PFC Part, DC/DC Part Start Up Operation
P_TIMER	P_TIMER Pin Protection Function	P_TIMER>2.0V (P_TIMER Rising)	PFC Part STOP	FB>P_OFFSET (FB Rising)	Normal Operation

Table 3. Operation Mode of Protection Circuit.

#### Absolute Maximum Ratings (Ta = 25°C)

<b>V</b> (	·			
Parameter	Symbol	Rating	Unit	Conditions
Maximum Applied Voltage 1	V <sub>max1</sub>	-0.3 to +30.0	V	VCC
Maximum Applied Voltage 2	V <sub>max2</sub>	-0.3 to +650	V	VH_IN
Maximum Applied Voltage 3	V <sub>max3</sub>	-0.3 to +15.0	V	P_OUT, QR_OUT
Maximum Applied Voltage 4	V <sub>max4</sub>	-0.3 to +6.5	v	QR_FB, COMP, P_VS, BR, P_OVP, P_RT, P_OFFSET, P_VS, QR_CS, P_TIMER
Maximum Applied Voltage 5	V <sub>max5</sub>	-0.3 to +7.0	V	QR_ZT
Maximum Applied Voltage 6	V <sub>max6</sub>	-6.5 to +0.3	V	P_IS
P_OUT Pin Output Peak Current 1	IP_OUT1	-0.5	Α	
P_OUT Pin Output Peak Current 2	IP_OUT2	+1.0	Α	
QR_OUT Pin Output Peak Current 1	IQR OUT1	-0.5	Α	
QR_OUT Pin Output Peak Current 2	I <sub>QR OUT2</sub>	+1.0	Α	
Allowable Dissipation	Pd	0.68 (Note1)	W	mounted
Operating Temperature Range	T <sub>opr</sub>	-40 to +105	°C	
Storage Temperature Range	T <sub>str</sub>	-55 to +150	°C	

(Note1) Derate by 5.5 mW/°C when operating above  $Ta = 25^{\circ}C$  when mounted (on 70 mm × 70 mm, 1.6 mm thick, glass epoxy on single-layer substrate). **Caution**: Operating the IC over the absolute maximum ratings may damage the IC. The damage can either be a short circuit between pins or an open circuit between pins and the internal circuitry. Therefore, it is important to consider circuit protection measures, such as adding a fuse, in case the IC is operated over the absolute maximum ratings.

#### **Recommended Operating Conditions** (Ta = 25°C)

Parameter	Symbol	Rating	Unit	Conditions
Power supply voltage range 1	V <sub>CC</sub>	8.9 to 26.0	V	VCC Pin Voltage
Power supply voltage range 2	V <sub>H</sub>	80 to 600	V	VH_IN Pin Voltage

#### **Recommended External Parts** (Ta = 25°C)

Parameter	Symbol	Rating	Unit
VCC Pin Capacitor	Cvcc	1.0 ≤	μF
BR Pin Capacitor	C <sub>BR</sub>	0.1 to 100	nF
P_RT Pin Resistor	R <sub>P RT</sub>	82 to 390	kΩ
P_OFFSET Pin Capacitor	CP OFFSET	1000 ≤	pF
P_OFFSET Pin Resistor	R <sub>P OFFSET</sub>	140 ≤ (400)	kΩ

#### Electrical Characteristics (Unless otherwise noted, Ta=25°C, VCC=15V)

lectrical Characteristics (Un	liess otherw					
Parameter	Symbol	Minimum	Specifications Standard	Maximum	Unit	Conditions
	-	wiiniinun	Stanuaru	Maximum		
[ Circuit Current ]						
Circuit current (ON) 1	I <sub>ON1</sub>	-	1.0	1.4	mA	PFC=OFF QR_FB=2.0V (During Pulse Operation)
Circuit current (ON) 2	I <sub>ON2</sub>	-	1.2	1.7	mA	PFC=ON QR_FB=2.0V (During Pulse Operation)
Circuit current (ON) 3	I <sub>ON3</sub>	-	600	780	μA	PFC=OFF FB=0.0V (During Burst Operation)
[ Start-Up Circuit Block ]						
Start current 1	I <sub>START1</sub>	0.4	0.7	1.0	mA	VCC= 0V
Start current 2	I <sub>START2</sub>	1	3	5	mA	VCC=10V
OFF Current	I <sub>START3</sub>	-	10	20	μA	Input Current from VH_IN Terminal after Releasing UVLO
VH voltage switched start current	V <sub>SC</sub>	0.8	1.5	2.1	V	
[ VCC Pin Protection Function	n ]					
VCC UVLO voltage1	V <sub>UVLO1</sub>	12.5	13.5	14.5	V	VCC Rise
VCC UVLO voltage 2	V <sub>UVLO2</sub>	7.5	8.2	8.9	V	VCC Drop
VCC UVLO hysteresis	V <sub>UVLO3</sub>	-	5.3	-	V	$V_{UVLO3} = V_{UVLO1} - V_{UVLO2}$
VCC charge start voltage	V <sub>CHG1</sub>	7.7	8.7	9.7	V	Start Circuit Operation Voltage
VCC charge end voltage	V <sub>CHG2</sub>	12	13	14	V	Stop Voltage from V <sub>CHG1</sub>
VCC OVP voltage 1	V <sub>OVP1</sub>	26.0	27.5	29.0	V	VCC Rise
[ BR Pin (7pin) ]						
BR detect voltage1	V <sub>BR1</sub>	0.92	1.00	1.08	V	BR Rise
BR detect voltage 2	V <sub>BR2</sub>	-	0.70	-	V	BR Fall
BR hysteresis	V <sub>BRHYS</sub>	-	0.30	-	V	
BR timer	TBRTIMER	204	256	307	ms	PFC, DCDC Stop, Discharge Start
ACIN Detect Voltage	V <sub>ACIN1</sub>	2.25	2.50	2.75	V	
[ COMP Pin (5pin) ]						
COMP pin detect voltage	VCOMP	0.37	0.50	0.63	V	
COMP pin pull-up resistor	R <sub>COMP</sub>	19.4	25.9	32.3	kΩ	
Thermistor resistor detection value	R <sub>T</sub>	3.32	3.70	4.08	kΩ	
Latch release voltage (VCC pin voltage)	TBRTIMER	-	$V_{UVLO}$ -0.5	-	V	
Latch mask time	T <sub>COMP</sub>	-	150	240	μs	

#### **Electrical Characteristics – continued** (Unless otherwise noted, Ta=25, VCC=15V)

Parameter	Symbol		Specification		Unit	Conditions
		Minimum	Standard	Maximum	-	
P_OFFSET block]						1
P_OFFSET source current 1	I OFFSET1	3.6	4.0	4.4	μA	
P_OFFSET source current 2	I OFFSET2	4.5	5.0	5.5	V	
P_OFFSET setting voltage	V <sub>p_OFFSET</sub>	0.50	0.64	0.78	μA	P_OFFSET Pin = Open
P_OFFSET setting voltage hys	Vp_OFFSET	0.12	0.16	0.20	V	P_OFFSET Pin = Open
[ P_TIMER Pin ]						
P_TIMER source current	I PTIMER	1.6	2.0	2.4	μA	
P_TIMER detection voltage	V <sub>P TIMER</sub>	1.9	2.0	2.1	V	P TIMER Rise
PFC Part Gm Amplifier Block						
P VS pin pull-up current	I P VS	-	0.5	-	μA	
Gm Amp. normal voltage 1	VP VSAMP1	2.46	2.50	2.56	۰ ۷	
Gm Amp. normal voltage 2	V <sub>P</sub> VSAMP2	1.544	1.625	1.706	V	
Gm Amp. trans conductance	T <sub>P VS</sub>	30.8	44.0	59.2	μA/V	
Maximum Gm amplifier source current	I <sub>P_EO_source</sub>	15	25	35	μA	P_VS=1.0V
Maximum Gm amplifier sink current	IP_EO_sink	24	40	56	μA	P_VS=3.5V
[ PFC Part OSC Block ]	L	1		1		
Maximum ON width	Τ	24	30	36		RT=220kΩ
	T <sub>MAXDUTY</sub>				µs	
Maximum oscillation frequency	FMAXDUTY	320	400	480	kHz	RT=220kΩ
[ PFC Part OSC Block ]		T				
Zero current detection voltage	V <sub>ZCD</sub>	-15m	-10m	-5m	V	
Zero current detection voltage Delay	T <sub>ZCDD</sub>	-	0.85	1.70	μs	
IS over-current detection voltage	V <sub>IS_OCP</sub>	-0.625	-0.600	-0.575	V	
[ PFC Part protection Block ]	Figure of (	%) is the r	atio of VS s	tandard volta	age (1: 2.	.5V, 2:1.625V).
	N.	0.200	0.300	0.400	N N	
P_VS short protection voltage1	VP_SHORT1	(-92%)	(-88%)	(-84%)	V	ACIN=H
P_VS short protection voltage2	V <sub>P_SHORT2</sub>	0.130 (-92%)	0.195 (-88%)	0.260 (-84%)	V	ACIN=L
P_VS gain rise voltage1	V <sub>PGUP1</sub>	2.050	2. 250 (-10%)	2.450 (-2%)	V	ACIN=H
_ • •		(-18%)	(-10%)	(-/~/_)		
P_VS gain rise voltage2	V <sub>PGUP2</sub>	1.332 (-18%)	1.462 (-10%)	1.593 (-2%)	V	ACIN=L
_ 0 0	V <sub>PGUP2</sub> V <sub>P_OVP1</sub>	1.332	1.462 (-10%) 2.625 (+5%)	1.593	V V	ACIN=L ACIN=H
P_VS gain fall voltage 1 P_VS gain fall voltage 2		1.332	1.462 (-10%) 2.625	1.593 (-2%)		
P_VS gain fall voltage 1 P_VS gain fall voltage 2 P_VS over voltage protection detection voltage1	V <sub>P_OVP1</sub>	1.332	1.462 (-10%) 2.625 (+5%) 1.706	1.593 (-2%)	V	ACIN=H
P_VS gain fall voltage 1 P_VS gain fall voltage 2 P_VS over voltage protection detection voltage1 (auto recovery) P_VS over voltage protection detection voltage2	V <sub>P_OVP1</sub> V <sub>P_OVP2</sub>	1.332	1.462 (-10%) 2.625 (+5%) 1.706 (+5%) 2.725	1.593 (-2%)	V V	ACIN=H ACIN=L
P_VS gain fall voltage 1 P_VS gain fall voltage 2 P_VS over voltage protection detection voltage1 (auto recovery) P_VS over voltage protection detection voltage2 (auto recovery)	V <sub>P_OVP1</sub> V <sub>P_OVP2</sub> V <sub>P_OVP1</sub>	1.332	1.462 (-10%) 2.625 (+5%) 1.706 (+5%) 2.725 (+9%) 1.771	1.593 (-2%)	V V V	ACIN=H ACIN=L ACIN=H
P_VS gain fall voltage 1 P_VS gain fall voltage 2 P_VS over voltage protection detection voltage1 (auto recovery) P_VS over voltage protection detection voltage2 (auto recovery) [ PFC Part OVP Block ]	V <sub>P_OVP1</sub> V <sub>P_OVP2</sub> V <sub>P_OVP1</sub> V <sub>P_OVP2</sub>	1.332 (-18%) - - -	1.462 (-10%) 2.625 (+5%) 1.706 (+5%) 2.725 (+9%) 1.771 (+9%)	1.593 (-2%) - - -	V V V V	ACIN=H ACIN=L ACIN=H
P_VS gain fall voltage 1 P_VS gain fall voltage 2 P_VS over voltage protection detection voltage1 (auto recovery) P_VS over voltage protection detection voltage2 (auto recovery) [ PFC Part OVP Block ] PFC OVP pin detection voltage	Vp_ovp1 Vp_ovp2 Vp_ovp1 Vp_ovp2 Vcomp	1.332 (-18%) - - - - 2.43	1.462 (-10%) 2.625 (+5%) 1.706 (+5%) 2.725 (+9%) 1.771 (+9%) 2.50	1.593 (-2%) - - - 2.57	V V V V	ACIN=H ACIN=L ACIN=H
P_VS gain fall voltage 1 P_VS gain fall voltage 2 P_VS over voltage protection detection voltage1 (auto recovery) P_VS over voltage protection detection voltage2 (auto recovery) [ PFC Part OVP Block ] PFC OVP pin detection voltage PFC OVP pin detection timer	V <sub>P_OVP1</sub> V <sub>P_OVP2</sub> V <sub>P_OVP1</sub> V <sub>P_OVP2</sub>	1.332 (-18%) - - -	1.462 (-10%) 2.625 (+5%) 1.706 (+5%) 2.725 (+9%) 1.771 (+9%)	1.593 (-2%) - - -	V V V V	ACIN=H ACIN=L ACIN=H
P_VS gain fall voltage 1 P_VS gain fall voltage 2 P_VS over voltage protection detection voltage1 (auto recovery) P_VS over voltage protection detection voltage2 (auto recovery) [ PFC Part OVP Block ] PFC OVP pin detection voltage PFC OVP pin detection timer [ PFC Part OUT Block ]	V <sub>P_OVP1</sub> V <sub>P_OVP2</sub> V <sub>P_OVP1</sub> V <sub>P_OVP2</sub> V <sub>COMP</sub> T <sub>PFCOVP</sub>	1.332 (-18%) - - - - 2.43 -	1.462 (-10%) 2.625 (+5%) 1.706 (+5%) 2.725 (+9%) 1.771 (+9%) 2.50 100	1.593 (-2%) - - - - 2.57 200	V V V V V	ACIN=H ACIN=L ACIN=H ACIN=L
P_VS gain fall voltage 1 P_VS gain fall voltage 2 P_VS over voltage protection detection voltage1 (auto recovery) P_VS over voltage protection detection voltage2 (auto recovery) [ <b>PFC Part OVP Block ]</b> PFC OVP pin detection voltage	Vp_ovp1 Vp_ovp2 Vp_ovp1 Vp_ovp2 Vcomp	1.332 (-18%) - - - - 2.43	1.462 (-10%) 2.625 (+5%) 1.706 (+5%) 2.725 (+9%) 1.771 (+9%) 2.50	1.593 (-2%) - - - 2.57	V V V V	ACIN=H ACIN=L ACIN=H

\* Definition of ACIN (L : BR Pin Voltage < 2.5V, H : BR Pin Voltage > 2.5V)

#### **Electrical Characteristics – continued** (Unless otherwise noted, Ta=25, VCC=15V)

ectrical Characteristics – co			Specifications		,	<b>-</b>
Parameter	Symbol	Minimum	Standard	Maximum	Unit	Conditions
[ DC/DC Convertor Block (Turi	n Off) 1	I.	1			
FB pin pull-up resistor	R <sub>FB</sub>	22.5	30.0	37.5	kΩ	
CS over-current detect						
voltage 1A	V <sub>lim1A</sub>	0.475	0.500	0.525	V	FB=2.2V (ACIN=L)
CS over-current detect		0.040	0.050	0.000		
voltage 1B	V <sub>lim1B</sub>	0.310	0.350	0.390	V	FB=2.2V (ACIN=H)
CS over-current detect	V <sub>lim2A</sub>	0.100	0.125	0.150	V	FB=0.5V (ACIN=L)
voltage 2A	V lim2A	0.100	0.125	0.150	v	FB=0.5V (AGIN=L)
CS over-current detect	V <sub>lim2B</sub>	0.062	0.088	0.113	V	FB=0.5V (ACIN=H)
voltage 2B					-	
Voltage gain 1 (∠VFB/∠VCS)	AV <sub>CS1</sub>	3.40	4.00	4.60	V/V	ACIN=L
Voltage gain 2 (∠VFB/∠VCS)	AV <sub>CS2</sub>	4.86	5.71	6.57	V/V	ACIN=H
CS Leading Edge	T <sub>LEB</sub>	_	0.250	_	μs	
Blanking time					μυ	
Turn off time		-	0.250	-	μs	PULSE is Applied to CS Pin
Minimum ON width	T <sub>min</sub>	-	0.500	-	μs	T <sub>LEB</sub> + T <sub>OFF</sub>
Maximum ON width	T <sub>max</sub>	29.0	43.0	57.2	μs	
[ DC/DC Convertor Block (Turi	n Off) ]	1				
Maximum operating	F <sub>SW1</sub>	108	120	132	kHz	FB=2.0V
frequency 1	• 5001	100	120	102	NI 12	1 0-2.01
Maximum operating	F <sub>SW2</sub>	22	30	39	kHz	FB=0.5V
frequency 2	0112					
Frequency reduction	V <sub>FBSW1</sub>	1.10	1.25	1.40	V	
start FB voltage Frequency reduction						
end FB voltage	V <sub>FBSW2</sub>	0.45	0.50	0.55	V	
ZT comparator voltage 1	V <sub>ZT1</sub>	60	100	140	mV	ZT fall
ZT comparator voltage 2	V <sub>ZT2</sub>	120	200	280	mV	ZT rise
						OUT H to L, for Protection
ZT trigger mask time	T <sub>ZTMASK</sub>	-	0.6	-	μs	Noise
ZT trigger timeout period 1	T <sub>ZTOUT1</sub>	11.7	17.5	23.2	110	The Operation Without
					μs	Bottom Detection
ZT trigger timeout period 2	T <sub>ZTOUT2</sub>	3.9	5.8	7.7	μs	Count from Final ZT Trigger
[ DC/DC Convertor Block (Pro	tection)]					
Soft start time 1	T <sub>SS1</sub>	0.35	0.50	0.65	ms	
Soft start time 2	T <sub>SS2</sub>	0.70	1.00	1.30	ms	
Soft start time 3	T <sub>SS3</sub>	1.40	2.00	2.60	ms	
Soft start time 4	T <sub>SS4</sub>	2.80	4.00	5.20	ms	
FB burst voltage 1	V <sub>BURST1</sub>	0.435	0.500	0.565	V	FB Fall
FB burst voltage 2	V <sub>BURST2</sub>	0.479	0.550	0.621	V	FB Rise
FB OLP voltage a	V <sub>FOLP1A</sub>	2.6	2.8	3.0	V	Over Load Detection
						(FB Fall)
FB OLP voltage b	$V_{\text{FOLP1B}}$	-	2.6	-	V	Over Load Detection (FB Rise)
FB OLP detection timer	T <sub>FOLP</sub>	197	256	333	ms	
FB OLP stop timer	TOLPST	1433	2048	2664	ms	
Latch release voltage			V <sub>UVLO2</sub> -			
(VCC pin voltage)	VLATCH	-	0.50	-	V	
Latch mask time	TLATCH	50	100	200	μs	
ZT OVP voltage	V <sub>ZTL</sub>	4.64	5.00	5.36	V	
[DC/DC OUT Block]				· · · · · ·		
QR_OUT Pin H Voltage	V <sub>QROUTH</sub>	10.5	12.5	14.5	V	IO=-20mA
QR_OUT Pin L Voltage	VQROUTL	-	-	1.00	V	IO=+20mA
QR_OUT Pin Pull-Down Res. Definition of ACIN (L : BR Pin Voltage < 2	RQRDOUT	75	100	125	kΩ	

\* Definition of ACIN (L : BR Pin Voltage < 2.5V, H : BR Pin Voltage > 2.5V)