



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



For Electric Cars & Hybrid Cars

# Isolation Voltage 2,500Vrms High Voltage Detection IC

**BM67290FV-C**

## General Description

This is a voltage detector IC for DC-DC converter. Aside from being capable of converting input voltage to duty, it has built in protection functions against low voltage, overvoltage and active overvoltage.

## Features

- Built-in input PWM modulation circuit
- Built-in low voltage lock out circuit
- Built-in input under voltage protection function
- Built-in input overvoltage protection function
- Built-in magnetic isolator
- Built-in active overvoltage protection function
- Built-in reference voltage output

## Application


- DC-DC converter

## Key Specifications

- Isolation Voltage: 2,500Vrms (Max)
- Power Source Voltage Range (high voltage side): 8.0V to 24V
- Power Source Voltage Range (low voltage side): 3.0V to 5.5V
- Reference Voltage : 5V±1.5%
- Oscillation Frequency Variability: 10kHz to 250kHz (Typ)

## Package

(Typ) (Typ) (Max)  
6.50mm x 8.10mm x 2.01mm



## Typical Application Circuit




Figure 1. Example of a Typical Application Circuit of DC-DC Converter

Pin Configuration





Figure 2. BM67290FV-C Package (SSOP-B20W)

Pin Descriptions

| Terminal Number | Code | I/O | Function  |
|-----------------|------|-----|---|
| 1               | REF  | O   | Reference voltage terminal                                |
| 2               | GND1 | -   | Grounding terminal 1 (high voltage side)                  |
| 3               | RFOV | I   | Input overvoltage protection value setting terminal       |
| 4               | RFLV | I   | Input low voltage protection value setting terminal       |
| 5               | VH   | I   | Input voltage signal terminal                             |
| 6               | VDTY | I   | Input voltage signal terminal for Duty                    |
| 7               | VDD1 | -   | Power source terminal 1 (high voltage side)               |
| 8               | VACT | I   | Active voltage signal terminal                            |
| 9               | GND1 | -   | Grounding terminal 1 (high voltage side)                  |
| 10              | RT   | I   | Timing resistance terminal                                |
| 11              | GND2 | -   | Grounding terminal 2 (low voltage side)                   |
| 12              | NC   | -   | Disconnected terminal                                     |
| 13              | SD2  | O   | Protective cutoff terminal 2                              |
| 14              | NC   | -   | Disconnected terminal                                     |
| 15              | SD1  | O   | Protective cutoff terminal 1                              |
| 16              | OUT  | O   | Input voltage monitoring condition output signal terminal |
| 17              | NC   | -   | Disconnected terminal                                     |
| 18              | VDD2 | -   | Power source terminal 2 (low voltage side)                |
| 19              | NC   | -   | Disconnected terminal                                     |
| 20              | GND2 | -   | Grounding terminal 2 (low voltage side)                   |

Block Diagram



Explanation of Operation

(1) Timing when VDD2 is ON first before VDD1

VDD2 powers SD1, SD2 and OUT. When VDD2 turns ON, SD1=H, SD2=L and OUT=L initially. Then, when VDD1 turns ON and reaches  $V_{thVDD1H}$ , REF turns ON. When REF reaches  $V_{thREF}$ , CT turns ON. Once the above conditions are satisfied, DUTY will be outputted to OUT pin at CLK's 2nd pulse. At the same time, SD1 becomes L and SD2 becomes Hi-Z.




Figure 3. VDD2 Start to VDD1 Start Timing Chart

**(2) Timing when VDD1 is ON first before VDD2**

When VDD1 turns ON and reaches  $V_{thVDD1}$ , REF turns ON. When REF reaches  $V_{thREF}$ , CT turns ON.

When VDD2 turns ON,  $SD1=H$ ,  $SD2=L$  and  $OUT=L$  initially.

When VDD2 reaches  $V_{thVDD2}$ , DUTY will be immediately outputted to OUT pin at the next CLK pulse.

$SD1$  and  $SD2$  behavior at CLK's 2nd pulse is still the same with (1),  $SD1=L$  and  $SD2=Hi-Z$  at CLK's 2nd pulse.




Figure 4. VDD1 Start to VDD2 Start Timing Chart

**(3) Timing when VDD1 is turned OFF before VDD2**

When VDD1 reaches  $V_{thLVDD1}$ , REF and CT immediately stop. Outputs become SD1=H, SD2=L and OUT=L.



Figure 5. VDD1 Stop to VDD2 Stop Timing Chart

**(4) Timing when VDD2 is tuned OFF before VDD1**

When VDD2 reaches  $V_{thLVDD2}$ , the outputs become SD1=H, SD2=L and OUT=L even if REF and CT are still active.



Figure 6. VDD2 Stop to VDD1 Stop Timing Chart



**(5) Normal Operation**

During normal operation, the internal oscillator (CT) and internal clock (CLK) are active.  
 OUT turns L every time CT is above VDTY.  
 OUT turns H every time CLK rises.  
 Since protection circuits are not active, SD1=L and SD2=Hi-Z.




Figure 7. Normal Operation Timing Chart




Figure 8. Propagation Delay Time, Minimum Duty, Maximum Duty

The output from OUT terminal varies its Duty in accordance with VDTY voltage. Duty becomes higher as VDTY voltage increases. The relationship between VDTY voltage and output Duty is shown in the graph below. The output Duty becomes 100% when VDTY voltage is above VthHPWL (Typ 4.275V) and minimum duty is achieved when VDTY voltage is below VthLPWL (Typ 0.225 V).

Duty= Min duty + (VDTY-0.225V)/A  
frequency =10kHz : Min duty=10.0%, A=0.04500  
frequency =100kHz : Min duty=10.9%, A=0.04545  
frequency =250kHz : Min duty=12.1%, A=0.04607




Figure 9. VDTY Voltage-Output Duty Property

**(6) Overvoltage Detection (active overvoltage protection, input overvoltage protection)**

Overvoltage is detected when  $V_{ACT} > V_{thACT}$  (for active overvoltage protection) and  $V_H > V_{thOV}$  (for input overvoltage protection). PRT1 immediately turns to "H" and the protection circuit is activated.

At this time,  $OUT = H$ ,  $SD1 = H$ , and  $SD2 = L$ .

When the protection circuit is deactivated ( $V_{ACT} < V_{HVACT}$  for active OVP and  $V_H < V_{thOV} \times V_{OVZ}$  for input OVP),  $OUT$  returns to normal operation,  $SD1 = L$  and  $SD2 = Hi-Z$  at  $CLK$ 's 2nd pulse..




Figure 10. Protection Detection (active overvoltage protection, input overvoltage protection) Timing Chart

**(7) Under Voltage Detection (input low voltage protection)**

When  $V_H < V_{thLV} \times V_{LVH}$ , input low voltage protection is activated. PRT2 immediately turns H.

At this time,  $OUT = "L"$ ,  $SD1 = "H"$ , and  $SD2 = "L"$ .

When  $V_H > V_{thLV}$ , the protection circuit is deactivated and  $PRT2 = L$ .  $OUT$  returns to normal operation,  $SD1$  turns L and  $SD2$  turns Hi-Z at  $CLK$ 's 2nd pulse.




Figure 11. Protection Detection (input low voltage protection) Timing Chart

**(8) UVLO Detection**

This IC is equipped with UVLO circuits for VDD1 voltage, REF voltage and VDD2 voltage.

When any undervoltage is detected,  $OUT = L$ ,  $SD1 = H$  and  $SD2 = L$ .

| No | VDD1 UVLO | VDD2 UVLO | REF UVLO | OUT         | SD1               | SD2               |
|----|-----------|-----------|----------|-------------|-------------------|-------------------|
| 1  | L         | L         | L        | L           | H                 | L                 |
| 2  | L         | L         | H        | L           | H                 | L                 |
| 3  | L         | H         | L        | L           | H                 | L                 |
| 4  | L         | H         | H        | L           | H                 | L                 |
| 5  | H         | L         | L        | L           | H                 | L                 |
| 6  | H         | L         | H        | L           | H                 | L                 |
| 7  | H         | H         | L        | L           | H                 | L                 |
| 8  | H         | H         | H        | DUTY OUTPUT | PROTECTION OUTPUT | PROTECTION OUTPUT |

H:Release L:Detection

Figure 12. Output Logic of the UVLO

## Absolute Maximum Ratings

| Parameter                    | Symbol            | Rating                                      | Unit |
|------------------------------|-------------------|---|------|
| Power Source Terminal (VDD1) | V <sub>DD1</sub>  | -0.3 to +30 <sup>(Note 1)</sup>             | V    |
| Power Source Terminal (VDD2) | V <sub>DD2</sub>  | -0.3 to +7 <sup>(Note 2)</sup>              | V    |
| Input Voltage (VH)           | V <sub>H</sub>    | -0.3 to VDD1+0.3 or +30 <sup>(Note 1)</sup> | V    |
| Input Voltage (VDY)          | V <sub>DTY</sub>  | -0.3 to VDD1+0.3 or +30 <sup>(Note 1)</sup> | V    |
| Input Voltage (VACT)         | V <sub>ACT</sub>  | -0.3 to VDD1+0.3 or +30 <sup>(Note 1)</sup> | V    |
| Input Voltage (RFOV)         | V <sub>RFOV</sub> | -0.3 to VDD1+0.3 or +30 <sup>(Note 1)</sup> | V    |
| Input Voltage (RFLV)         | V <sub>RFLV</sub> | -0.3 to VDD1+0.3 or +30 <sup>(Note 1)</sup> | V    |
| Output Voltage (OUT)         | V <sub>OUT</sub>  | -0.3 to VDD2+0.3 or +7 <sup>(Note 2)</sup>  | V    |
| Output Voltage (SD1)         | V <sub>SD1</sub>  | -0.3 to VDD2+0.3 or +7 <sup>(Note 2)</sup>  | V    |
| Output Voltage (SD2)         | V <sub>SD2</sub>  | -0.3 to +20 <sup>(Note 2)</sup>             | V    |
| Operating Temperature Range  | T <sub>opr</sub>  | -40 to +125                                 | °C   |
| Storage Temperature Range    | T <sub>stg</sub>  | -55 to +150                                 | °C   |
| Junction Temperature         | T <sub>jmax</sub> | 150   | °C   |

(Note 1) Based on GND1

(Note 2) Based on GND2

**Caution:** Operating the IC over the absolute maximum ratings may damage the IC. The damage can either be a short circuit between pins or an open circuit between pins and the internal circuitry. Therefore, it is important to consider circuit protection measures, such as adding a fuse, in case the IC is operated over the absolute maximum ratings.

**Thermal Resistance**<sup>(Note3)</sup>

| Parameter  | Symbol        | Thermal Resistance (Typ) |                          | Unit |
|--|---------------|--------------------------|--------------------------|------|
|  |               | 1s <sup>(Note 5)</sup>   | 2s2p <sup>(Note 6)</sup> |      |
| Fill the package name  |               |                          |                          |      |
| Junction to Ambient  | $\theta_{JA}$ | 151.5                    | 80.6                     | °C/W |
| Junction to Top Characterization Parameter <sup>(Note 4)</sup> | $\Psi_{JT}$   | 47                       | 40                       | °C/W |

(Note3)Based on JESD51-2A(Still-Air)

(Note4)The thermal characterization parameter to report the difference between junction temperature and the temperature at the top center of the outside surface of the component package.

(Note5)Using a PCB board based on JESD51-3.

| Layer Number of Measurement Board | Material | Board Size                 |
|-----------------------------------|----------|----------------------------|
| Single                            | FR-4     | 114.3mm x 76.2mm x 1.57mmt |

| Top                   |           |
|-----------------------|-----------|
| Copper Pattern        | Thickness |
| Footprints and Traces | 70μm      |

(Note 6)Using a PCB board based on JESD51-7.

| Layer Number of Measurement Board | Material | Board Size                |
|-----------------------------------|----------|---------------------------|
| 4 Layers                          | FR-4     | 114.3mm x 76.2mm x 1.6mmt |

| Top                   |           | 2 Internal Layers |           | Bottom          |           |
|-----------------------|-----------|-------------------|-----------|-----------------|-----------|
| Copper Pattern        | Thickness | Copper Pattern    | Thickness | Copper Pattern  | Thickness |
| Footprints and Traces | 70μm      | 74.2mm x 74.2mm   | 35μm      | 74.2mm x 74.2mm | 70μm      |

**Recommended Operating Conditions**

| Parameter                                | Symbol            | Min | Typ | Max                   | Unit |
|--|-------------------|-----|-----|-----------------------|------|
| Power Source Voltage VDD1                | V <sub>DD1</sub>  | 8.0 | 10  | 24                    | V    |
| Power Source Voltage VDD2                | V <sub>DD2</sub>  | 3.0 | 5   | 5.5                   | V    |
| Reference Voltage Output Current         | I <sub>REF</sub>  | 0   | -   | 5 <sup>(Note 7)</sup> | mA   |
| Reference Voltage Output Capacity        | C <sub>REF</sub>  | 1.0 | -   | 4.7                   | μF   |
| Timing Resistance                        | R <sub>RT</sub>   | 4   | 10  | 100                   | kΩ   |
| Oscillation Frequency                    | f <sub>OSC</sub>  | 10  | 100 | 250                   | kHz  |
| In-phase Input Voltage Range VDD1<11.5V  | V <sub>ICML</sub> | 0   | -   | V <sub>DD1</sub> -2.5 | V    |
| In-phase Input Voltage Range VDD1≥ 11.5V | V <sub>ICMH</sub> | 0   | -   | 9.0                   | V    |
| Input Protection Diode Current           | I <sub>DIO</sub>  | -   | -   | 2.0                   | mA   |

(Note 7) Should not exceed Tj=150°C.

**Insulation Related Characteristics (UL1577 conformity)**

| Parameter                                     | Symbol           | Characteristic   | Unit |
|---|------------------|------------------|------|
| Insulation Resistance (V <sub>IO</sub> =500V) | R <sub>S</sub>   | >10 <sup>9</sup> | Ω    |
| Insulation Withstand Voltage / 1min.          | V <sub>ISO</sub> | 2500             | Vrms |
| Insulation Test Voltage / 1s                  | V <sub>ISO</sub> | 3000             | Vrms |

## Electrical Characteristics

(Unless, otherwise specified,  $V_{DD1}=8V$  to  $24.0V$ ,  $V_{DD2}=3.0V$  to  $5.5V$ ,  $T_a=-40^{\circ}C$  to  $+125^{\circ}C$ ,  $R_T=10k\Omega$ , described with direction of flow from IC as +)

| Parameter  | Symbol          | Limit         |       |           | Unit    | Conditions                        |
|--|-----------------|---------------|-------|-----------|---------|-----------------------------------|
|  |                 | Min           | Typ   | Max       |         |                                   |
| [Whole]  |                 |               |       |           |         |                                   |
| Input Voltage Range  | $V_{DD1}$       | 8.0           | -     | 24.0      | V       |                                   |
|  | $V_{DD2}$       | 3.0           | -     | 5.5       | V       |                                   |
| VDD1 Circuit Current   | $I_{DD1}$       | -             | 4.6   | 10.0      | mA      | $R_T=10k\Omega$ , $V_{DTY}=2.25V$ |
| VDD2 Circuit Current   | $I_{DD2}$       | -             | 0.2   | 1.0       | mA      | $R_T=10k\Omega$ , $V_{DTY}=2.25V$ |
| [Low Voltage Malfunction Prevention Circuit]   |                 |               |       |           |         |                                   |
| Startup Threshold Voltage  | $V_{thVDD1H}$   | 7.5           | 7.7   | 7.9       | V       |                                   |
| Cutoff Threshold Voltage   | $V_{thVDD1L}$   | 7.2           | 7.4   | 7.6       | V       |                                   |
| Operation Voltage Hysteresis   | $V_{hysVDD1}$   | 0.2           | 0.3   | 0.4       | V       |                                   |
| Startup Threshold Voltage  | $V_{thREFH}$    | 4.0           | 4.2   | 4.4       | V       |                                   |
| Cutoff Threshold Voltage   | $V_{thREFL}$    | 3.8           | 4.0   | 4.2       | V       |                                   |
| Operation Voltage Hysteresis   | $V_{hysREF}$    | 0.1           | 0.2   | 0.3       | V       |                                   |
| [Reference Voltage]  |                 |               |       |           |         |                                   |
| Output Voltage   | $V_{REF}$       | 4.925         | 5.000 | 5.075     | V       | $I_{REF}=0mA$ to $5mA$            |
| Output Drive Current   | $I_{ref}$       | 5             | -     | -         | mA      |                                   |
| [PWM Part]   |                 |               |       |           |         |                                   |
| Oscillation Frequency  | $f_{OSC}$       | 90            | 100   | 110       | kHz     | $R_T=10k\Omega$                   |
| Duty Precision 10kHz   | DutyL           | 52.0          | 55.0  | 58.0      | %       | $V_{DTY}=2.25V$ , H duty          |
| Duty Precision 100kHz  | DutyM           | 52.5          | 55.5  | 58.5      | %       | $V_{DTY}=2.25V$ , H duty          |
| Duty Precision 250kHz  | DutyH           | 53.0          | 56.0  | 59.0      | %       | $V_{DTY}=2.25V$ , H duty          |
| Duty Temperature Property/Electric Property Variation Ratio (Comparison with $T_a=25^{\circ}C$ , $V_{DD1}=10V$ ) | $\Delta Duty$   | -             | 1     | -         | %       | Design assurance                  |
| Threshold Voltage During Discharge   | $V_{thHPWL}$    | 4.1           | 4.275 | 4.45      | V       |                                   |
| Threshold Voltage During Charge  | $V_{thLPWL}$    | 0.15          | 0.225 | 0.3       | V       |                                   |
| Input Bias Current   | $I_{bVDTY}$     | -1.0          | -     | 1.0       | $\mu A$ | $V_{DTY}=0V$ to $9V$              |
| Propagation Delay Time 1   | $t_{d1}$        | -             | -     | 500       | ns      |                                   |
| Propagation Delay Time 2   | $t_{d2}$        | -             | -     | 500       | ns      |                                   |
| Propagation Delay Time Difference  | $t_{d1}-t_{d2}$ | -             | -     | 50        | ns      |                                   |
| [OUT Terminal]   |                 |               |       |           |         |                                   |
| Output Voltage   | $V_{OUTL}$      | -             | -     | 0.5       | V       | $I_{SINK} = -20mA$                |
|  | $V_{OUTH}$      | $V_{DD2}-0.5$ | -     | $V_{DD2}$ | V       | $I_{SOURCE} = 20mA$               |

**Electrical Characteristics – continued**

(Unless, otherwise specified,  $V_{DD1}=8V$  to  $24.0V$ ,  $V_{DD2}=3.0V$  to  $5.5V$ ,  $T_a=-40^{\circ}C$  to  $+125^{\circ}C$ ,  $R_T=10k\Omega$ , described with direction of flow from IC as +)

| Parameter   | Symbol           | Limit         |       |           | Unit    | Conditions  |
|---|------------------|---------------|-------|-----------|---------|---|
|   |                  | Min           | Typ   | Max       |         |   |
| [SD1 Terminal]  |                  |               |       |           |         |   |
| Output Voltage  | $V_{SD1L}$       | -             | -     | 0.5       | V       | $I_{SINK} = -20mA$  |
|   | $V_{SD1H}$       | $V_{DD2}-0.5$ | -     | $V_{DD2}$ | V       | $I_{SOURCE} = 20mA$   |
| [SD2 Terminal]  |                  |               |       |           |         |   |
| SD2 Voltage Operation   | $V_{SD2}$        | -             | -     | 0.5       | V       | $I_{SOURCE} = 20mA$   |
| Output Off-leak Current   | $I_{OFFLEAKSD2}$ | -             | -     | 10        | $\mu A$ | $SD2 = 20V$   |
| [Input Low Voltage Protection Part]                               |                  |               |       |           |         |   |
| Protection Operation/<br>Protection Cancellation<br>Voltage Ratio | $V_{LVH}$        | 0.78          | 0.80  | 0.82      | -       | $RFLV=1.2V$ ,<br>$V_H=1.5V$ to down   |
| Protection Cancellation<br>Threshold Voltage                      | $V_{thLV}$       | 1.15          | 1.20  | 1.25      | V       | $RFLV=1.2V$ , $V_H=0V$ to up  |
| Protection Operation Delay<br>Time                                | $t_{dlyLV}$      | -             | -     | 1.0       | $\mu s$ | $RFLV=1.2V$ ,<br>$V_H=1.5V$ to $0.5V$ to<br>$SD1:L$ to $H$ , $SD2 : H$ to $L$   |
| RFLV Input Bias Current   | $I_{bRFLV}$      | -1.0          | -     | 1.0       | $\mu A$ | $V_H= RFLV=0V$ to $9V$  |
| VH Input Bias Current   | $I_{bVH}$        | -1.0          | -     | 1.0       | $\mu A$ | $V_H= RFLV=0V$ to $9V$  |
| [Active Overvoltage Protection Part]                              |                  |               |       |           |         |   |
| Overvoltage Threshold Voltage                                     | $V_{thVACT}$     | 4.9           | 5.0   | 5.1       | V       | $VACT=3.5V$ to up   |
| Protection Cancellation<br>Threshold Voltage                      | $V_{HVACT}$      | 3.9           | 4.0   | 4.1       | V       | $VACT=5.5V$ to down   |
| Protection Operation Delay<br>Time                                | $t_{dlyVACT}$    | -             | -     | 1.0       | $\mu s$ | $VACT=4.5V$ to $5.5V$ to<br>$SD1 : L$ to $H$ , $SD2 : H$ to $L$                 |
| VACT Input Bias Current   | $I_{bVACT}$      | -1.0          | -     | 1.0       | $\mu A$ | $VACT=0V$ to $9V$   |
| [Input Overvoltage Protection Part]                               |                  |               |       |           |         |   |
| Protection Operation/<br>Protection Cancellation Voltage<br>Ratio | $V_{OVZ}$        | 0.970         | 0.985 | 1.000     | -       | $RFOV=5.0V$ ,<br>$V_H=5.5V$ to down   |
| Protection Operation Threshold<br>Voltage                         | $V_{thOV}$       | 4.9           | 5.0   | 5.1       | V       | $RFOV=5.0V$ , $V_H=0V$ to up  |
| Protection Operation Delay<br>Time                                | $t_{dlyOV}$      | -             | -     | 1.0       | $\mu s$ | $RFOV=5.0V$ ,<br>$V_H=4.5V$ to $5.5V$ to<br>$SD1 : L$ to $H$ , $SD2 : H$ to $L$ |
| RLOV Input Bias Current   | $I_{bRFOV}$      | -1.0          | -     | 1.0       | $\mu A$ | $V_H= RFOV=0V$ to $9V$  |



Typical Performance Curves




Figure 13. VDD1 Circuit Current 10kHz vs Input Voltage




Figure 14. VDD2 Circuit Current 10kHz vs Input Voltage




Figure 15. VDD1 Circuit Current 100kHz vs Input Voltage




Figure 16. VDD2 Circuit Current 100kHz vs Input Voltage

Typical Performance Curves - continued




Figure 17. VDD1 Circuit Current 250kHz vs Input Voltage




Figure 18. VDD2 Circuit Current 250kHz vs Input Voltage




Figure 19. REF Output Voltage vs Input Voltage (VDD1 Startup/Shutdown Threshold)




Figure 20. OUT Voltage vs REF Output Voltage (REF Startup/Shutdown Threshold)

Typical Performance Curves - continued




Figure 21. REF Output Voltage vs Temperature




Figure 22. REF Output Voltage vs REF Output Current (REF Output Load Regulation (V<sub>DD1</sub>=10V))




Figure 23. Oscillation Frequency at 100kHz vs Temperature




Figure 24. OUT Duty vs VDTY Input Voltage (VDTY-DUTY Characteristic at 100kHz)

Typical Performance Curves - continued




Figure 25. Oscillation Frequency at 10kHz vs Temperature




Figure 26. OUT Duty vs VDTY Input Voltage (VDTY-DUTY Characteristic at 10kHz)




Figure 27. Oscillation Frequency at 250kHz vs Temperature




Figure 28. OUT Duty vs Input Voltage (VDTY-DUTY Characteristic at 250kHz)

Typical Performance Curves - continued




Figure 29. Duty at 100kHz vs Temperature




Figure 30. Duty at 10kHz vs Temperature




Figure 31. Duty at 250kHz vs Temperature




Figure 32. Input Bias Current vs VDTY Input Voltage

Typical Performance Curves - continued




Figure 33. SD2 Output Voltage




Figure 34. SD1 Output Voltage vs V<sub>H</sub> Input Voltage (Low Voltage Detect/Release Threshold)




Figure 35. Protection Operation Delay Time vs Input Voltage (Low Voltage Detect Delay Time)




Figure 36. Input Bias Current vs RFLV Input Voltage

Typical Performance Curves - continued




Figure 37. Input Bias Current vs VH Input Voltage




Figure 38. SD1 Output Voltage vs VACT Input Voltage (Active High Voltage Detect/Release Threshold)




Figure 39. Protection Operation Delay Time vs Input Voltage (Active High Voltage Detect Delay Time)




Figure 40. Input Bias Current vs VACT Input Voltage

Typical Performance Curves - continued




Figure 41. SD1 Output Voltage vs VH Input Voltage (High Voltage Detect/Release Threshold)




Figure 42. Protection Operation Delay Time vs Input Voltage (High Voltage Detect/Release Threshold)




Figure 43. Input Bias Current vs RFOV Input Voltage



External Resistor

(1) VH, VDTY External Resistors

VH terminal is used to monitor the occurrences of over and under voltage condition. VDTY is used to determine the output Duty. Voltage is provided to both terminals by a voltage divider circuit. Over voltage is detected when  $VH > RFOV$ , while under voltage is detected when  $VH < RFLV \text{ voltage} \times 0.8$ . Voltage-divider resistor ratio is determined according to the high voltage to be monitored and to be detection voltage. When R3 of Figure 44 is removed, internal diodes clamp VH and VDTY voltages to  $VDD+V_f$ . At this condition, design the values of R1 and R2 that will keep VH and VDTY currents below 2mA.




Figure 44. VH, VDTY Partial Resistance

(2) RFOV, RFLV External Resistors

RFOV sets the reference value for OVP, while RFLV sets the reference for UVP. The resistor values to be used should always keep the load current of REF below 5mA.




Figure 45. RFOV, RFLV Partial Resistance

(3) RT External Resistors

RT terminal is used to set the current of the internal reference oscillator. Reference frequency is  $F_{OSC} = (1.0 \times 10^6) / (RT \text{ resistance})$  [kHz]. Upper limit of set frequency is 250 kHz ( $RT = 4k\Omega$ ), and lower limit is 10 kHz ( $RT = 100k\Omega$ ).

| RT Resistance | Frequency |
|---------------|-----------|
| 100kΩ         | 10kHz     |
| 10kΩ          | 100kHz    |
| 4kΩ           | 250kHz    |

Figure 46. RT Resistance and Frequency

(4) SD2 Resistance

SD2 terminal is an open drain output terminal. Connect pull-up resistor between SD2 and power source to use it. RSD resistance value should keep the current of SD2 terminal below 20mA.






Figure 47. SD2 Resistance

I/O Equivalent Circuits


OREF




OVACT




OVDTY, RFOV, RFLV




OVH



ORT



OOUT,SD1



OSD2

