



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



# USB Type-C Power Delivery Controller

## BM92A13MWV-Z

### General Description

BM92A13 is a full function USB Type-C Power Delivery (PD) controller that supports USB Power Delivery using base-band communication. It is compatible with USB Type-C Specification and USB Power Delivery specification.

BM92A13 includes support for the PD policy engine and communicates with an Embedded Controller or the SoC via host interface. It supports SOP, SOP' and SOP'' signaling, allowing it to communicate with cable marker ICs, support alternate modes.


### Key Specifications

- VBUS Voltage Range: 4.75V to 20V
- Power Sink Voltage Range: 4.75V to 20V
- Power Source Voltage Range: 4.75V to 5.5V
- Power Consumption at Sleep Power: 0.4mW(Typ)
- Operating Temperature Range: -30°C to +105°C

### Package

UQFN40V5050A

W (Typ) x D (Typ) x H (Max)  
5.00mm x 5.00mm x 1.00mm



### Features

- USB Type-C Specification compatible
- USB PD Specification compatible (BMC-PHY)
- Connected the required initial voltage is 15V
- Request current depends on the far-end device
- Start of automatic power receiving without Ext-MCU
- Two channel power path control using N-channel MOSFET drivers with back flow prevention
- Type-C cable orientation detection
- Built-in VCONN Switch and VCONN controller
- Direct VBUS powered operation
- Initial Role is UFP mode (Supports DFP/DRP mode)
- Supports Dead Battery operation
- SMBus Interface for Host Communication

### Applications

- Consumer Applications  
Laptop PCs, Tablet PCs

### Typical Application Circuit




Figure A. Typical Application Circuit

○Product structure : Silicon monolithic integrated circuit ○This product has no designed protection against radioactive rays

## Contents

Contents .....	2
<b>Notation</b> .....	3
<b>Reference</b> .....	3
1. Pin Configuration .....	4
2. Pin Description .....	5
3. Block Diagram .....	7
4. Electrical Characteristics .....	8
4.1. Absolute Maximum Ratings .....	8
4.2. Thermal Resistance <sup>(Note 4)</sup> .....	8
4.3. Recommended Operating Conditions .....	9
4.4. Internal Memory Cell Characteristics .....	9
4.5. Circuit Power Characteristics .....	9
4.6. Digital Pin DC Characteristics .....	10
4.7. Power Supply Management .....	11
4.7.1. Outline .....	11
4.7.2. Electrical Characteristics .....	12
4.8. CC_PHY .....	13
4.8.1. Outline .....	13
4.8.2. Electrical Characteristics .....	15
4.9. Voltage Detection .....	16
4.9.1. Outline .....	16
4.9.2. Electrical Characteristics .....	16
4.10. VBUS Discharge .....	17
4.10.1. Outline .....	17
4.10.2. Electrical Characteristics .....	17
4.11. Power FET Gate Driver (SINK & SOURCE) .....	18
4.11.1. Outline .....	18
4.11.2. Electrical Characteristics .....	18
4.12. Power On Sequence .....	19
4.12.1. Reset Timing .....	20
4.13. Power Off Sequence .....	21
4.14. I/O Equivalence Circuit .....	22
5. Application Example .....	26
5.1. Selection of Components Externally connected .....	26
6. Initial values of BM92A13 .....	27
7. Operational Notes .....	29
8. Ordering Information .....	31
9. Marking Diagrams .....	31
10. Physical Dimension Tape and Reel Information .....	32
11. Revision History .....	33

## Notation

Category	Notation	Description
Unit	V	Volt (Unit of voltage)
	A	Ampere (Unit of current)
	$\Omega$ , Ohm	Ohm (Unit of resistance)
	F	Farad (Unit of capacitance)
	deg., degree	degree Celsius (Unit of Temperature)
	Hz	Hertz (Unit of frequency)
	s (lower case)	second (Unit of time)
	min	minute (Unit of time)
	b, bit	bit (Unit of digital data)
	B, byte	1 byte = 8 bits
Unit prefix	M, mega-, mebi-	$2^{20} = 1,048,576$ (used with "bit" or "byte")
	M, mega-, million-	$10^6 = 1,000,000$ (used with " $\Omega$ " or "Hz")
	K, kilo-, kibi-	$2^{10} = 1,024$ (used with "bit" or "byte")
	k, kilo-	$10^3 = 1,000$ (used with " $\Omega$ " or "Hz")
	m, milli-	$10^{-3}$
	$\mu$ , micro-	$10^{-6}$
	n, nano-	$10^{-9}$
	p, pico-	$10^{-12}$
Numeric value	xxh, xxH	Hexadecimal number. "x": any alphanumeric of 0 to 9 or A to F.
	xxb	Binary number; "b" may be omitted. "x": a number, 0 or 1 "_" is used as a nibble (4-bit) delimiter. (eg. "0011_0101b" = "35h")
Address	#xxh	Address in a hexadecimal number. "x": any alphanumeric of 0 to 9 or A to F.
Data	bit[n]	n-th single bit in the multi-bit data.
	bit[n:m]	Bit range from bit[n] to bit[m].
Signal level	"H", High	High level (over $V_{IH}$ or $V_{OH}$ ) of logic signal.
	"L", Low	Low level (under $V_{IL}$ or $V_{OL}$ ) of logic signal.
	"Z", "Hi-Z"	High impedance state of 3-state signal.

## Reference

Name	Reference Document	Release Date	Publisher
USB Type-C	"USB Type-C Specification Release 1.1"	3.Apr.2015	USB.org
USB PD	"Power Delivery Specification Revision2.0 Version1.1"	7.May.2015	USB.org
SMBus	"System Management Bus (SMBus) Specification Version 2.0"	3.Aug.2000	System Management Implementers Forum



## 2. Pin Description

Table 2-1 Pin Description

PKG PIN#	Pin Name	BLOCK	I/O	Type	Digital I/O Level	Description
1	GND	GND	I	GND		Ground
2	VSTR/ATST2	TEST/Debug	IO	Analog		Analog TEST/ Debug Pin2
3	IDSEL/ATST1	TEST/Debug	I	Analog	VCCIN	SMBus ID (device address) selection "H":1Ah, "L":18h /Debug Pin1
4	XRST	Interface	I	Digital	VCCIN	Digital block Reset
5	VCCIN	USB-PD	O	Analog		Internal Power supply (For internal use, need to connect capacitor to GND)
6	VSVR	POWER	I	Power		5V SVR INPUT and SPDSRC_FET_SRC voltage
7	DSCHG	Interface	IO	Analog		Discharge NMOS Drain
8	GND	GND	I	GND		Ground
9	VB	POWER	I	Power		Power Source from VBUS
10	GPIO4	Interface	I	Digital		Mode fixation (Fix: L)
11	GPIO5	Interface	I	Digital		NC pin
12	GPIO6	Interface	I	Digital		NC pin
13	GPIO7	Interface	I	Digital		NC pin
14	DBGRSTCK	TEST	IO	Digital	VDDIO	Test for logic
15	DBGMODDT	TEST	IO	Digital	VDDIO	Test for logic
16	GPIO0 (VIN_EN)	Interface	I	Digital	VDDIO	VIN_EN signal
17	GPIO1 (ALERT#)	Interface	O <sup>(Note 1)</sup>	Digital	VDDIO	Alert signal
18	VDDIO	POWER	I	Power		Interface Voltage
19	SMDATA	Interface	IO	Digital	VDDIO	SMBus Data
20	SMCLK	Interface	I	Digital	VDDIO	SMBus Clock
21	S2_DRV_G1	FET Gate Control	O	Analog		Power Path FET Gate Control SPDSNK_G1
22	S2_DRV_SRC	FET Gate Control	I	Analog		Power Path FET BG/SRC Voltage SPDSNK_SRC
23	S2_DRV_G2	FET Gate Control	O	Analog		Power Path FET Gate Control SPDSNK_G2
24	S1_DRV_G1	FET Gate Control	O	Analog		Power Path FET Gate Control SPDSRC_G1
25	S1_DRV_SRC	FET Gate Control	I	Analog		Power Path FET BG/SRC Voltage SPDSRC_SRC
26	S1_DRV_G2	FET Gate Control	O	Analog		Power Path FET Gate Control SPDSRC_G2

(Note 1) N-ch Open Drain

PKG PIN#	Pin Name	BLOCK	I/O	Type	Digital I/O Level	Description
27	GND	GND	I	GND		Ground
28	VEX	POWER	I	Power		Extension Power Input
29	GPO2/VDIV (BST_EN)	Interface	O	Digital	VCCIN	Boost Enable signal
30	GPO3/FB (HSSWEN)	Interface	O	Digital	VCCIN	Hi-side Switch Enable signal
31	CSENSEN	Interface	I	Analog	VCCIN	Pin 29,30 Configuration (Pin31,Pin32)=(H,H):GPO mode
32	CSENSEP	Interface	I	Analog	VCCIN	Pin 29,30 Configuration (Pin31,Pin32)=(H,H):GPO mode
33	XCLPOFF1	CCPHY	I	Analog	VCCIN	Disable Clamper of CC1 L:Dead-battery not support Open: Dead-battery support
34	XCLPOFF2	CCPHY	I	Analog	VCCIN	Disable Clamper of CC2 L:Dead-battery not support Open: Dead-battery support
35	CC1	CCPHY	IO	Analog		Configuration channel 1 for Type-C
36	VCONN_IN	CCPHY	I	Analog		Input power for VCONN
37	CC2	CCPHY	IO	Analog		Configuration channel 2 for Type-C
38	LDO15DCAP	POWER	O	Analog		Internal LDO 1.5V for Digital Need Capacitor
39	LDO28CAP	POWER	O	Analog		Internal LDO 2.8V for Analog Need Capacitor
40	LDO15ACAP	POWER	O	Analog		Internal LDO 1.5V for Analog Need Capacitor

3. Block Diagram

BM92A13 is a full function USB Type-C PD controller that supports USB Power Delivery using base-band communication. It is compatible with USB Type-C Specification and USB Power Delivery Specification

BM92A13 includes the following functional blocks: Type-C Physical Layer (base-band PHY), BMC encoder / decoder, USB-PD Protocol engine, two N-ch MOSFET switch drivers to control each, OVP, Discharge FET and SMBus interface for communicating with the host controller. It requires an external embedded controller that includes Device Policy Manager and GPIOs for USB Type-C PD operation. BM92A13 is able to operate independently in a dead battery condition where the embedded controller is not operational. BM92A13 includes an EEPROM, enabling code updates via the SMBus interface during prototyping phase.




Figure 3-1 Block Diagram



4. Electrical Characteristics

4.1. Absolute Maximum Ratings

Table 4-1 Absolute Maximum Ratings

(Ta=25°C)

Parameter	Symbol	Rating	Unit	Conditions
Maximum Supply Voltage1 (VB, VEX, DSCHG, S2_DRV_G1, S2_DRV_G2,S2_DRV_SRC, S1_DRV_G1,S1_DRV_SRC, S1_DRV_G2)	VIN1	-0.3 to +28	V	(Note 2) (Note 3)
Maximum Supply Voltage2 (VDDIO, VSVR, DBGRSTCK, DBGMODDT, GPIO0, GPIO1, SMDATA, SMCLK, XRST, VCONN_IN, VSTR/ATST2, IDSEL/ATST1, VCCIN, GPIO4, GPIO5, GPIO6, GPIO7, GPO2/VDIV, GPO3/FB, CSENSE, CSENSEP, XCLPOFF1, XCLPOFF2, CC1, CC2, LDO28CAP)	VIN2	-0.3 to +6.5	V	
Maximum Supply Voltage3 (LDO15DCAP, LDO15ACAP)	VIN3	-0.3 to +2.1	V	
Maximum different Voltage (S2_DRV_G1 - S2_DRV_SRC, S2_DRV_G2 - S2_DRV_SRC, S1_DRV_G1 - S1_DRV_SRC, S1_DRV_G2 - S1_DRV_SRC)	Vdiff	-0.3 to +6.5	V	(Note 3)
Storage Temperature Range	Tstg	-55 to +125	°C	

(Note 2)When the DSCHG pin is applied voltage should by way of resistance more than 1kΩ.

(Note 3)The different voltage between S\*DRV\_G\* and S\*DRV\_SRC is defined "Symbol Vdiff". S\*\_DRV\_G\*=S\*\_DRV\_SRC+6.0V (typ)

Caution: Operating the IC over the absolute maximum ratings may damage the IC. The damage can either be a short circuit between pins or an open circuit between pins and the internal circuitry. Therefore, it is important to consider circuit protection measures, such as adding a fuse, in case the IC is operated over the absolute maximum ratings.

4.2. Thermal Resistance<sup>(Note 4)</sup>

Table 4-2 Thermal Resistance

Parameter	Symbol	Thermal Resistance (Typ)		Unit
		1s <sup>(Note 6)</sup>	2s2p <sup>(Note 7)</sup>	
UQFN40V5050A				
Junction to Ambient	$\theta_{JA}$	125.0	43.0	°C/W
Junction to Top Characterization Parameter <sup>(Note 5)</sup>	$\Psi_{JT}$	21	14	°C/W

(Note 4)Based on JESD51-2A(Still-Air)

(Note 5)The thermal characterization parameter to report the difference between junction temperature and the temperature at the top center of the outside surface of the component package.

(Note 6)Using a PCB board based on JESD51-3.

Layer Number of Measurement Board	Material	Board Size
Single	FR-4	114.3mm x 76.2mm x 1.57mm

Top	
Copper Pattern	Thickness
Footprints and Traces	70μm

(Note 7)Using a PCB board based on JESD51-5, 7.

Layer Number of Measurement Board	Material	Board Size	Thermal Via <sup>(Note 8)</sup>	
			Pitch	Diameter
4 Layers	FR-4	114.3mm x 76.2mm x 1.6mm	1.20mm	Φ0.30mm

Top		2 Internal Layers		Bottom	
Copper Pattern	Thickness	Copper Pattern	Thickness	Copper Pattern	Thickness
Footprints and Traces	70μm	74.2mm x 74.2mm	35μm	74.2mm x 74.2mm	70μm

(Note 8) This thermal via connects with the copper pattern of all layers.

### 4.3. Recommended Operating Conditions

Table 4-3 Recommended Operating Conditions

(Ta=25°C)

Item	Symbol	Range	Unit	Conditions
VB, VEX Voltage	VB, VEX	4.75 to 20	V	
VSVR Voltage	VSVR	3.1 to 5.5	V	
VDDIO Voltage	VDDIO	1.7 to 5.5	V	
VCONN_IN Input Voltage	VCONN	4.75 to 5.5	V	
Operating Temperature Range	Topr	-30 to +105	°C	

### 4.4. Internal Memory Cell Characteristics

Table 4-4 Internal Memory Cell Characteristics

(Ta=25°C, VB=VEX=4.75 to 20V, VSVR=3.1 to 5.5V)

Item	Limit			Unit	Conditions
	Min	Typ	Max		
Data rewriting number <i>(Note 9)</i>	1000	-	-	time	Ta ≤ 25°C
	100	-	-	time	Ta ≤ 105°C
Data retention life <i>(Note 9)</i>	20	-	-	year	Ta ≤ 25°C
	10	-	-	year	Ta ≤ 105°C

*(Note 9)* Not 100% TESTED

**Caution:** Customer is permitted to rewrite EEPROM on BM92A13 only in case of being provided technical support from ROHM.

### 4.5. Circuit Power Characteristics

Table 4-5 Common Characteristics

Electrical Characteristics (Ta=25°C)

Item	Symbol	Limit			Unit	Conditions
		Min	Typ	Max		
[Circuit Power]						
Sleep power <i>(Note 10)</i>	PST	-	0.4	-	mW	VSVR=3.3V, VB=open, VEX=open, VDDIO=3.3V
Standby power <i>(Note 11)</i>	POP	-	3.5	-	mW	VSVR=3.3V, VB=open, VEX=open, VDDIO=3.3V

*(Note 10)* Sleep power: Power consumption at unattached plug.

*(Note 11)* Standby power: Power consumption at attached plug.

## 4.6. Digital Pin DC Characteristics

Table 4-6 Digital Pin DC Characteristics

Electrical Characteristics (Ta=25°C, VSVR=3.3V, VB=open, VEX=open, VDDIO=3.3V, VCCIN=VSVR)

Item	Symbol	Limit			Unit	Comment
		Min	Typ	Max		
Digital characteristics (VDDIO Power:GPIO0, GPIO1, SMDATA, SMCLK)						
Input "H" level	VIH1	0.8× VDDIO	-	VDDIO+ 0.3	V	
Input "L" level	VIL1	-0.3	-	0.2× VDDIO	V	
Input leak current	IIC1	-5	0	5	μA	Power: VDDIO
Output Voltage when "H"	VOH1	0.7× VDDIO	-	-	V	Source=1mA
SMDATA pin "L" level voltage (SMDATA)	VOL SMDATA	-	-	0.4	V	Sink=350μA Max
Output Voltage when "L" (GPIO0, GPIO1)	VOL1	-	-	0.3	V	Sink=1mA
Digital characteristics ( VCCIN Power: XRST, GPIO2, GPIO3, GPIO4, GPIO5, GPIO6, GPIO7)						
Input "H" level	VIH2	0.8× VCCIN	-	VCCIN+ 0.3	V	
Input "L" level	VIL2	-0.3	-	0.2× VCCIN	V	
Input leak current	IIC2	-5	0	5	μA	Power: VCCIN
Output Voltage when "H" (GPIOs)	VOH2	0.7× VCCIN	-	-	V	Source=1mA
Output Voltage when "L" (GPIOs)	VOL2	-	-	0.3	V	Sink=1mA

4.7. Power Supply Management

4.7.1. Outline

BM92A13 has a power selector. It select the lowest power supply voltage from VSVR, VEX, or VB for low power consumption. Internal Power Supply (VCCIN) gives priority in order of VSVR, VEX, and VB. VCCIN supplied from the power selector is used to BM92A13 main power source. LDOs (for internal only) are supplied from VCCIN, and output each internal supply voltage.

Each power supply input have UVLO and OVLO. And POR (power on reset) signal is generated from detection of LDO28OK, LDO15DOK, LDO15AOK, and VCCIN.





Figure 4-1 Power Supply Management Block Diagram and Timing Chart

## 4.7.2. Electrical Characteristics

Table 4-7 Power Supply Management Characteristics

Item	Symbol	Limit			Unit	Comment
		Min	Typ	Max		
[Analog characteristics] Unless otherwise specified Ta=25°C, GND=0V, C <sub>VCCIN</sub> =4.7μF(Ceramic), C <sub>LDO28</sub> =C <sub>LDO15D</sub> =C <sub>LDO15A</sub> =1μF(Ceramic) Input Analog Pins: VSVR, VEX, VB						
UVLO rising threshold voltage 1	VUVLO1H	-	2.8	-	V	VSVR
UVLO rising threshold voltage 2	VUVLO2H	-	3.5	-	V	VEX, VB
UVLO falling threshold voltage	VUVLOL	-	2.7	-	V	VSVR, VEX, VB
OVLO rising threshold voltage	VOVLO5	-	6.4	-	V	VSVR
OVLO rising threshold voltage	VOVLO20	-	28	-	V	VEX, VB
OVLO hysteresis voltage 1	VOV5HYS	-	240	-	mV	VSVR
OVLO hysteresis voltage 2	VOV20HYS	-	920	-	mV	VEX, VB
Power ON reset threshold voltage	VPOR	-	2.6	-	V	VCCIN
VDDIO detection voltage	VDB	1.7	-	-	V	For Dead Battery Operation
LDO28CAP output voltage	V28	-	2.8	-	V	No Load, VSVR=5V
LDO15DCAP output voltage	V15D	-	1.5	-	V	No Load, VSVR=5V
LDO15ACAP output voltage	V15A	-	1.5	-	V	No Load, VSVR=5V

4.8. CC\_PHY

4.8.1. Outline

CC\_PHY has below functions of USB Type-C. (Refer to USB Type-C Spec)

- Defining Port Mode
  - > DFP Mode Condition
  - > UFP Mode Condition
  - > DRP Mode Condition
- DFP-to-UFP Attach / Detach Detection
- Plug Orientation / Cable Twist Detection
- USB Type-C VBUS Voltage Detection and Usage
- VCONN (Supply for SOP') Control
- Base-Band Power Delivery Communication (BBPD communication)




Figure 4-2 CC\_PHY Block Diagram

[PORT\_CONT]

This block chose the port mode according to the setting from MCU.

(DFP)

Variable current source is connected to CC terminal. These currents of each mode are Default Current, Medium Current and High Current.

(UFP)

Pull-down resistor is connected to CC terminal.

(DRP)

Changing DFP and UFP is repeated frequently.

**[CC\_DET]**

CC\_DET has functions of "Attach / Detach Detection", "Plug Orientation / Cable Twist Detection", "Discovery and detect extension mode" and "USB Type-C VBUS Current Detection".

Attach / Detach is detected with monitoring voltage of CC terminal. When the voltage of CC terminal become under a threshold voltage at DFP, attach is detected. Oppositely, when the voltage of CC terminal become over a threshold voltage, detach is detected. When the voltage of CC terminal become over a threshold voltage at UFP, attach is detected.

Plug orientation and cable twist is detected from the relationship of two CC terminals. Because only one wire is connected to Rd, the difference between two CC terminals is generated.

UFP can detect the maximum current of the power source by monitoring the voltage of CC terminal.

**[UFP\_CLAMP]**

Clamp is used for UFP emulation at dead-battery condition.

**[VBUS\_MONI]**

UFP detect Attach / Detach by existence of VBUS voltage. VBUSDET detects Attach when VBUS voltage over the threshold voltage. And it detects Detach when VBUS under the threshold voltage.

**[VCONNSW]**

VCONNSW is the power switch for VCONN source. It has OCP function.

**[BB\_PHY]**

If Type-C controller supports BBPD, CC terminal can output BBPD communication signal. (Refer to BB\_PHY)

## 4.8.2. Electrical Characteristics

Table 4-8 CC\_PHY Characteristics

Item	Symbol	Limit			Unit	Comment
		Min	Typ	Max		
[PORT_CONT characteristics] Unless otherwise specified Ta=25°C, VSVR=VB=5V, VCONN_IN=5V, VDDIO=3.3V, GND=0V, CVCCIN=4.7μF(Ceramic), CLDO28=CLDO15D=CLDO15A=1μF(Ceramic) Input Analog Pins: CC1, CC2						
Default current	CCPUP1	64	80	96	μA	
Medium current	CCPUP2	166	180	194	μA	
High current	CCPUP3	304	330	356	μA	
Pull down resistor	CCPDN	4.6	5.1	5.6	kΩ	
[UFP_CLAMP characteristics] Unless otherwise specified Ta=25°C, VSVR=VB=5V, VCONN_IN=5V, VDDIO=3.3V, GND=0V, CVCCIN=4.7μF(Ceramic), CLDO28=CLDO15D=CLDO15A=1μF(Ceramic) Input Analog Pins: CC1, CC2						
CCx terminal input impedance	CCZin	126	-	-	kΩ	
CCx clamp voltage	CCCLP	0.7	-	1.3	V	Iin=64 to 356μA
[VBUS MONI] Unless otherwise specified Ta=25°C, VSVR=5V, VCONN_IN=5V, VDDIO=3.3V, GND=0V, CVCCIN=4.7μF(Ceramic), CLDO28=CLDO15D=CLDO15A=1μF(Ceramic) Input Analog Pins: VB						
VBUS presence detection level	CCVBDET	-	3.42	-	V	
[VCONNSW] Unless otherwise specified Ta=25°C, VSVR=VB=5V, VCONN_IN=5V, VDDIO=3.3V, GND=0V, CVCCIN=4.7μF(Ceramic), CLDO28=CLDO15D=CLDO15A=1μF(Ceramic) Input Analog Pins: CC1, CC2, VCONN_IN						
VCONN_IN to CCx resistance	CCVCR	-	-	500	mΩ	
Overcurrent protection level	CCVCOCP	1.1	-	-	A	



4.9. Voltage Detection

4.9.1. Outline

VDET Block detects the voltage level of VB. It can detect follow conditions;  
 -OVP (over voltage protection) detection  
 -VBUS voltage drop detection




Figure 4-3 Voltage Detection Block Diagram

4.9.2. Electrical Characteristics

Table 4-9 Voltage Detection characteristics

Item	Symbol	Limit			Unit	Comment
		Min	Typ	Max		
[VDET characteristics] Unless otherwise specified Ta=25°C, VSVR=5V, VCONN_IN=5V, VDDIO=3.3V, GND=0V, CVCCIN=4.7μF(Ceramic), CLDO28=CLDO15D=CLDO15A=1μF(Ceramic), Vnom=PD negotiation Voltage Input Analog Pins: VB						
Over voltage protection detection rate	OVP	17	20	23	%	Standard voltage=Vnom
VBUS voltage drop detection rate	VB_DROP	-27	-25	-23	%	Standard voltage=Vnom

4.10. VBUS Discharge

4.10.1. Outline

NMOS switch is prepared for VBUS discharging.




Figure 4-4 VBUS Discharge Block Diagram

4.10.2. Electrical Characteristics

Table 4-10 VBUS Discharge Characteristics

Item	Symbol	Limit			Unit	Comment
		Min	Typ	Max		
[Discharge characteristics] Unless otherwise specified $T_a=25^{\circ}\text{C}$ , $V_{SVR}=V_B=5\text{V}$ , $V_{CONN\_IN}=5\text{V}$ , $V_{DDIO}=3.3\text{V}$ , $GND=0\text{V}$ , $C_{VCCIN}=4.7\mu\text{F}(\text{Ceramic})$ , $C_{LDO28}=C_{LDO15D}=C_{LDO15A}=1\mu\text{F}(\text{Ceramic})$ Input Analog Pins: DSCHG						
MOSFET Switch ON Resistance	RDSCHG	-	25	-	$\Omega$	

4.11. Power FET Gate Driver (SINK & SOURCE)

4.11.1. Outline

FET Gate Driver is the NMOS switch driver for power line switch.  
 - External Nch-FET gate control: S1, S2




Figure 4-5 Power FET Gate Driver Block Diagram


4.11.2. Electrical Characteristics

Table 4-11 Power FET Gate Driver Characteristics

Item	Symbol	Limit			Unit	Comment
		Min	Typ	Max		
[Discharge characteristics] Unless otherwise specified Ta=25°C, VSVR=VB=5V, VCONN_IN=5V, VDDIO=3.3V, GND=0V, CVCCIN=4.7µF(Ceramic), CLDO28=CLDO15D=CLDO15A=1µF(Ceramic) Input Analog Pins: S1_DRV_SRC, S2_DRV_SRC=0V Output Analog Pins: S1_DRV_G1, S1_DRV_G2, S2_DRV_G1, S2_DRV_G2						
FET control voltage between gate and source	VGS	-	6.0	-	V	S1_DRV_G1 – S1_DRV_SRC S1_DRV_G2 – S1_DRV_SRC S2_DRV_G1 – S2_DRV_SRC S2_DRV_G2 – S2_DRV_SRC

4.12. Power On Sequence

(1) Normal Operation (Non Dead Battery Operation)



(2) Dead Battery Operation




Figure 4-6 Power On Sequence

4.12.1. Reset Timing




Figure 4-7 Reset Timing Chart

Table 4-12 Reset Timing Characteristics

Item	Symbol	Limit			Unit	Comment
		Min	Typ	Max		
Reset Timing						
XRST Minimum Pulse	T1	100	-	-	μs	
SMBus access Start after XRST release	T2	230	-	-	ms	

4.13. Power Off Sequence




Figure 4-8 Power Off Sequence

4.14. I/O Equivalence Circuit

PIN No.	PIN Name	Equivalent circuit diagram
5 6 9 28	VCCIN VSVR VB VEX	
7	DSCHG	
16 17 15 14  10 11 12 13	GPIO0(VIN_EN) GPIO1(ALERT#) DBGMODDT DBGRSTCK  GPIO4(UPSCS) GPIO5(UPSDIN) GPIO6(UPSDO) GPIO7(UPSCLK)	
29	GPO2_VDIV	

PIN No.	PIN Name	Equivalent circuit diagram
30	GPO3_FB	
18	VDDIO	
32 31	CSENSEP CSENSEN	
19 21	SMDATA SMCLK	
32 22 23 24 25 26	S2_DRV_G1 S2_DRV_SRC S2_DRV_G2 S1_DRV_G1 S1_DRV_SRC S1_DRV_G2	



PIN No.	PIN Name	Equivalent circuit diagram
33 34 35 36 37	XCLPOFF1 XCLPOFF2 CC1 VCONN_IN CC2	
4	XRST	
38 40	LDO15DCAP LDO15ACAP	
39	LDO28CAP	

PIN No.	PIN Name	Equivalent circuit diagram
2	VSTR/ATST2	
3	IDSEL/ATST1	