

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



### Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







## BMA150 Digital, triaxial acceleration sensor

### Data sheet

**Bosch Sensortec** 





### **BMA150 Data sheet**

Order code(s) 0 273 141 028 (non-halogen-free) and 0 273 141 043 (halogen-free)

Package type 12-pin LGA

Data sheet version 1.6

Document release date 30 October 2008

Document number BST-BMA150-DS000-06

Notes Specifications are subject to change without notice.

Product photos and pictures are for illustration purposes only and may

differ from the real product's appearance.



Triaxial, digital acceleration sensor

**Bosch Sensortec** 

### **BMA150**

### Digital, triaxial ±2g/±4g/±8g acceleration sensor

### **Key features**

Three-axis accelerometer

Temperature output

Small package LGA package

Footprint 3mm x 3mm, height 0.90mm

• Digital interface SPI (4-wire, 3-wire), I<sup>2</sup>C, interrupt pin

• Programmable functionality g-range ±2g/±4g/±8g, bandwidth 25-1500Hz, internal

acceleration evaluation for interrupt trigger also enabling stand-alone capability (without use of microcontroller),

self-test

Ultra-low power ASIC
 Low current consumption, short wake-up time,

advanced features for system power management

Eco-friendly RoHS compliant

Halogen-free (part number 0 273 141 043 only)

### Typical applications

- HDD protection
- Menu scrolling, tap sensing function
- Gaming
- Pedometer/step-counting
- Drop detection for warranty logging
- Display profile switching
- Advanced system power management for mobile applications
- Shock detection

### **General description**

The BMA150 is a triaxial, low-g acceleration sensor IC with digital output for consumer market applications. It allows measurements of acceleration in perpendicular axes as well as absolute temperature measurement.

An evaluation circuitry converts the output of a three-channel micromechanical accelerationsensing structure that works according to the differential capacitance principle.

Package and interface have been defined to match a multitude of hardware requirements. Since the sensor IC has small footprint and flat package it is attractive for mobile applications. The sensor IC can be programmed to optimize functionality, performance and power consumption in customer specific applications.

The BMA150 senses tilt, motion and shock vibration in cell phones, handhelds, computer peripherals, man-machine interfaces, virtual reality features and game controllers.

The BMA150 is the LGA package version of the SMB380 triaxial acceleration sensor which is available in a 3mm x 3mm x 0.9mm QFN package.

### **BOSCH**

# Data sheet **BMA150**Triaxial, digital acceleration sensor

**Bosch Sensortec** 

### **Index of Contents**

| 1. SPECIFICATION                               | 5   |
|--|-----|
| 2. MAXIMUM RATINGS                             | 7   |
| 3. GLOBAL MEMORY MAP                           | 8   |
| 3.1 OPERATIONAL REGISTERS                      | 11  |
| 3.1.1 SPI4                                     |     |
| 3.1.2 Range                                    |     |
| 3.1.3 Bandwidth                                |     |
| 3.1.4 Wake_up                                  |     |
| 3.1.5 Wake_up_pause                            |     |
| 3.1.6 Shadow_dis                               |     |
| 3.2 Interrupt settings                         | 14  |
| 3.2.1 Enable LG:                               | 14  |
| 3.2.2 Enable_HG:                               |     |
| 3.2.3 Enable_adv_INT:                          |     |
| 3.2.4 Any_motion:                              |     |
| 3.2.5 Alert:                                   |     |
| 3.2.6 Latch_INT:                               |     |
| 3.2.7 LG_thres, LG_hyst, LG_dur, counter_LG    |     |
| 3.2.8 HG_thres, HG_hyst, HG_dur, counter_HG    |     |
| 3.2.9 Any_motion_thres, any_motion_dur         |     |
| 3.2.10 New_data_int                            | 19  |
| 3.3 CONTROL REGISTERS                          | 20  |
| 3.3.1 Reset_INT                                |     |
| 3.3.2 Update_image                             |     |
| 3.3.3 Ee_w                                     |     |
| 3.3.4 Selftest_0                               |     |
| 3.3.5 Selftest_1                               |     |
| 3.3.6 Soft_reset                               |     |
| 3.3.7 Sleep                                    | 21  |
| 3.4 Status registers                           | 22  |
| 3.4.1 St_result                                | 22  |
| 3.4.2 Alert phase                              |     |
| 3.4.3 LG_latched, HG_latched                   |     |
| 3.4.4 Status LG, status HG                     |     |
| 3.4.5 Customer_reserved 1, customer_reserved 2 |     |
| 3.5 Data registers                             | 23  |
| 3.5.1 Temp                                     | 2.9 |
| 3.5.2 Acc_x, acc_y, acc_z                      |     |
| 3.5.3 New_data_x, new_data_y, new_data_z       |     |
| 3.5.4 Al_version, ml_version, chip_id          |     |
| _ · · · · · · -                                |     |



**Bosch Sensortec** 

| 4. DIGITAL INTERFACE                         | 25 |
|--|----|
| 4.1 SPI                                      | 25 |
| 4.1.1 Four-wire SPI interface                |    |
| 4.1.2 Three-wire SPI interface               | 29 |
| 4.2 I <sup>2</sup> C INTERFACE               | 32 |
| 4.2.1 I <sup>2</sup> C protocol:             | 36 |
| 5. PACKAGE                                   | 38 |
| 5.1 OUTLINE DIMENSIONS                       | 38 |
| 5.2 AXES ORIENTATION                         | 39 |
| 5.3 LANDING PATTERN RECOMMENDATIONS          | 40 |
| 5.4 MOISTURE SENSITIVITY LEVEL AND SOLDERING | 42 |
| 5.5 RoHS compliancy                          | 42 |
| 5.6 NOTE ON INTERNAL PACKAGE STRUCTURE       | 42 |
| 6. PIN-OUT OUT AND CONNECTION DIAGRAMS       | 43 |
| 7. OPERATION MODES                           | 46 |
| 7.1 NORMAL OPERATIONAL MODE                  | 46 |
| 7.2 SLEEP MODE                               | 46 |
| 7.3 WAKE-UP MODE                             | 46 |
| 8. DATA CONVERSION                           | 51 |
| 8.1 ACCELERATION DATA                        | 51 |
| 8.2 TEMPERATURE MEASUREMENT                  | 51 |
| 9. INTERNAL LOGIC FUNCTIONS                  | 52 |
| 9.1 FREEFALL LOGIC                           | 52 |
| 9.2 High-g Logic                             | 52 |
| 9.3 ANY MOTION DETECTION                     | 53 |
| 9.4 ALERT MODE                               | 53 |
| 10. LEGAL DISCLAIMER                         | 54 |
| 10.1 Engineering samples                     | 54 |
| 10.2 PRODUCT USE                             | 54 |
| 10.3 APPLICATION EXAMPLES AND HINTS          | 54 |
| 11. DOCUMENT HISTORY AND MODIFICATION        | 55 |



**Bosch Sensortec** 

### 1. Specification

If not stated otherwise, the given values are maximum values over lifetime and full performance temperature/voltage range in the normal operation mode.

Table 1: Operating range, output signal and mechanical specifications of BMA150

| Parameter                          | Symbol             | Condition                                | Min    | Тур | Max    | Units |
|------------------------------------|--------------------|--|--------|-----|--------|-------|
| OPERATING RANGE                    |                    |  |        |     |        |       |
|                                    | <b>g</b> FS2g      |  | -2     |     | 2      | g     |
| Acceleration range                 | <b>g</b> FS4g      | Switchable via serial digital interface  | -4     |     | 4      | g     |
|                                    | <b>g</b> FS8g      | angital interrues                        | -8     |     | 8      | g     |
| Supply voltage analogue            | $V_{DD}$           |  | 2.4    |     | 3.6    | V     |
| Supply voltage for digital I/O     | V <sub>DDIO</sub>  | $V_{DDIO} \le V_{DD}$                    | 1.62   |     | 3.6    | V     |
| Supply current in normal mode      | I <sub>DD</sub>    | Digital and analog                       |        | 200 | 290    | μΑ    |
| Supply current in stand-by mode *  | I <sub>DDsbm</sub> | Digital and analog                       |        | 1   | 2      | μΑ    |
| Operating temperature              | T <sub>A</sub>     |  | -40    |     | +85    | °C    |
| ACCELERATION OUTPUT S              | SIGNAL             |  |        |     |        |       |
| Acceleration output resolution     |                    | Format:<br>2's complement                |        |     | 10     | Bit   |
|                                    | S <sub>2g</sub>    | g-range ±2g                              | 246    | 256 | 266    | LSB/g |
| Sensitivity                        | S <sub>4g</sub>    | g-range ±4g                              | 122 ** | 128 | 134 ** | LSB/g |
|                                    | S <sub>8g</sub>    | g-range ±8g                              | 61 **  | 64  | 67 **  | LSB/g |
| Zero-g offset                      | Off                | T <sub>A</sub> =25°C, calibrated         | -60    |     | 60     | mg    |
| Zero-g offset                      | Off                | T <sub>A</sub> =25°C , over lifetime *** | -150   |     | 150    | mg    |
| Zero-g offset<br>temperature drift |                    | Over T <sub>A</sub>                      |        | 1   |        | mg/K  |
| Power supply rejection ratio       | PSRR               | Over V <sub>DD</sub>                     |        |     | 0.2    | LSB/V |

<sup>\*</sup> For more details on the BMA150's current consumption during wake-up mode, please refer to chapter 7.2 & 7.3

Note: Specifications within this document are subject to change without notice.

Rev. 1.6 Page 5 30 October 2008

<sup>\*\*</sup> Values here are given as indications for reference only

<sup>\*\*\*</sup> The offset can deviate from the original calibration mainly due to stress effects during soldering depending on the soldering process. For many applications it is beneficial to re-calibrate the offset after PCB assembly (see application note ANA016 "In-line offset re-calibration").



**Bosch Sensortec** 

| Parameter                                 | Symbol           | Condition                                  | Min   | Тур                           | Max   | Units  |
|---|------------------|--|-------|-------------------------------|-------|--------|
| Bandwidth                                 | bw               | 2 <sup>nd</sup> order analog<br>filter     |       | 1500                          |       | Hz     |
|   |                  | Digital filter *                           |       | 25, 50, 100,<br>190, 375, 750 |       | Hz     |
| Acceleration data refresh rate (all axes) | f_rate           |  | 2700  | 3000                          | 3300  | Hz     |
| Nonlinearity                              | NL               | Best fit straight line                     | -0.5  |                               | 0.5   | %FS    |
| Output noise                              | n <sub>rms</sub> | Rms  |       | 0.5                           |       | mg/√Hz |
| TEMPERATURE SENSOR IC                     |                  |  |       |                               |       |        |
| Sensitivity                               | S <sub>T</sub>   | Preliminary data                           | 0.475 | 0.5                           | 0.525 | K/LSB  |
| Temperature<br>measurement range          | Ts               |  | -30   |                               | 97.5  | °C     |
| Temperature offset                        | Off <sub>T</sub> | Calibrated at 30°C                         |       | 1                             |       | K      |
| MECHANICAL CHARACTERIST                   | ics              |  |       |                               |       |        |
| Cross axis sensitivity                    | S                | Relative<br>contribution<br>between 3 axes |       |                               | 2     | %      |
| POWERING UP CHARAC                        | TERISTICS        |  |       |                               |       |        |
| Wake-up time                              | t <sub>wu</sub>  | From stand-by                              |       | 1                             | 1.5   | ms     |
| Start-up time                             | t <sub>su</sub>  | From power-off                             |       | 3                             |       | ms     |

<sup>\*</sup> Please refer to chapter 3.1.3 for more detailed explanations



**Bosch Sensortec** 

### 2. Maximum ratings

**Table 2:** Maximum ratings specified for the BMA150

| Parameter                 | Condition                    | Min     | Max                    | Units  |
|---------------------------|------------------------------|---------|------------------------|--------|
| Supply Voltage            | $V_{DD}$ and $V_{DDIO}$      | -0.3    | 4.25                   | V      |
| Voltage at any pad        | $V_{pad}$                    | GND-0.3 | V <sub>DDIO</sub> +0.3 | V      |
| Storage Temperature range |                              | -50     | +150                   | °C     |
| EEPROM write cycles       | Same Byte                    | 1000    |                        | cycles |
| EEPROM retention          | At 55°C, after 1000 cycles   | 10      |                        | years  |
|                           | Duration ≤ 100µs             |         | 10,000                 | g      |
| Mechanical Shock          | Duration ≤ 1.0ms             |         | 2,000                  | g      |
|                           | Free fall onto hard surfaces |         | 1.5                    | m      |
| ESD                       | HBM, at any pin              |         | 2                      | kV     |
|                           | CDM                          |         | 500                    | V      |

#### Note:

Stress above these limits may cause damage to the device. Exceeding the specified electrical limits may affect the device reliability or cause malfunction.



**Bosch Sensortec** 

### 3. Global memory map

The global memory map of BMA150 has three levels of access:

| Memory Region                         | Content  | Access Level   |
|---------------------------------------|--|--|
| Operational<br>Registers              | Data registers, control registers, status registers, interrupt settings                | Direct access via serial interface   |
| Default Setting<br>Registers          | Default values for operational registers, acceleration and temperature trimming values | Access blocked by default; Access enabled by setting control bit in operational registers via serial interface |
| Bosch Sensortec<br>Reserved Registers | Internal trimming registers  | Protected  |

The memory of BMA150 is realized in diverse physical architectures. Basically BMA150 uses volatile memory registers to operate. The volatile part of the memory can be changed and read quickly. Part of the volatile memory ("image") is a copy of the non-volatile memory (EEPROM).

The EEPROM can be used to set default values for the operation of the sensor IC. The EEPROM is write only. The register values are copied to the image registers after power on or soft reset. The download of all EEPROM bytes to image registers is also done when the content of one EEPROM byte has been changed by a write command.

All operational and default setting registers are accessible through serial interface with a standard protocol:

| Type of Register | Function of Register                                  | Command      | Volatile / non-volatile   |
|------------------|---|--------------|---------------------------|
| Data             | <ul> <li>Chip identification, chip version</li> </ul> | Read         | non-volatile (hard coded) |
| Registers        | <ul> <li>Acceleration data, temperature</li> </ul>    | Read         | volatile                  |
| Control          | <ul> <li>Activating self test, soft reset,</li> </ul> | Read / Write | volatile                  |
| Registers        | switch to sleep mode etc.                             |              |                           |
| Status           | <ul> <li>Interrupt status and self test</li> </ul>    | Read         | Volatile                  |
| Registers        | status  |              |                           |
|                  | <ul> <li>Customer usable status bytes</li> </ul>      | Read / Write | volatile                  |
| Setting          | <ul> <li>Functional settings (range,</li> </ul>       | Read / Write | volatile                  |
| Register         | bandwidth)  |              |                           |
|                  | <ul><li>Interrupt settings</li></ul>                  | Read / Write | volatile                  |
| EEPROM           | <ul> <li>Default settings of functional</li> </ul>    | Write        | non-volatile              |
|                  | and interrupt settings                                |              |                           |
|                  | <ul> <li>Trimming values</li> </ul>                   | Write        | non-volatile              |
|                  | <ul> <li>Customer reserved data</li> </ul>            | Write        | non-volatile              |
|                  | storage   |              |                           |
|                  | <ul> <li>Bosch Sensortec Reserved</li> </ul>          | Write        | non-volatile              |
|                  | Memory  |              |                           |



**Bosch Sensortec** 

Figure 1: Global memory map of BMA150

| Memory<br>Region                            | Register<br>Address<br>(hezadecimal) | bit7                                  | bit6                 | bit5              | bit4                                     | bit3                 | bit2         | bit1                     | bit0         | type         | Default<br>setting |     |     |
|---|--------------------------------------|---------------------------------------|----------------------|-------------------|--|----------------------|--------------|--------------------------|--------------|--------------|--------------------|-----|-----|
|   | 50h to 7Fh                           |                                       |                      |                   |  |                      |              |                          |              | BST reserved | NA                 |     |     |
| O 10  | 43h to 49h                           |                                       |                      |                   |  |                      |              |                          |              | not used     | NA                 |     |     |
| Bosch<br>Sensortec<br>Reserved<br>Registers | 42h                                  |                                       |                      |                   |  |                      |              |                          |              | BST reserved | NA                 |     |     |
| ist e 3                                     | 41h                                  |                                       |                      |                   |  |                      |              |                          |              | BST reserved | NA                 | 1   |     |
| ម្ដីខ្លួ                                    | 40h                                  |                                       |                      |                   |  |                      |              |                          |              | BST reserved | NA                 |     |     |
| N, CC CC                                    | 3Fh                                  |                                       |                      |                   |  |                      |              |                          |              | BST reserved | NA                 |     |     |
|   | 3Eh                                  |                                       |                      |                   |  |                      |              |                          |              | BST reserved | NA.                |     |     |
|   | 3Dh                                  |                                       |                      |                   | offset                                   | T (msb)              |              |                          |              | trimming     | NA                 |     |     |
|   | 3Ch                                  |                                       |                      |                   |  | z (msb)              |              |                          |              | trimming     | NA                 |     |     |
|   | 3Bh                                  |                                       |                      |                   |  | y (msb)              |              |                          |              | trimming     | NA.                |     |     |
|   | 3Ah                                  |                                       |                      |                   |  | x (msb)              |              |                          |              |              | NA NA              |     |     |
|   | 39h                                  | offcot                                | T (Isb)              | l                 | 011301_                                  | gair                 | . т          |                          |              | trimming     | NA NA              |     |     |
|   | 38h                                  |                                       | _r (ISD)<br>_z (ISb) |                   |  |                      |              |                          |              | trimming     | NA<br>NA           |     |     |
|   |                                      |                                       |                      |                   |  | gair                 |              |                          |              | trimming     |                    |     |     |
|   | 37h                                  |                                       | _y (lsb)             |                   |  | gair                 |              |                          |              | trimming     | NA                 | ١.  | >   |
|   | 36h                                  |                                       | x (lsb)              |                   |  | gair                 |              |                          |              | trimming     | NA                 | \   | ۱ ۔ |
|   | 35h                                  | SPI4                                  |                      | new_data_INT      |  | shadow_dis           |              | p_pause                  | wake_up      | control      | 10000000b          | /   |     |
|   | 34h                                  |                                       | reserved             |                   | range                                    | e<1:0>               | ŀ            | oandwidth<2:0            | )>           | control      | xxx 01 110b        |     |     |
|   | 33h                                  |                                       |                      |                   |  | served 2 <7:0>       |              |                          |              | status       | 13                 |     |     |
|   | 32h                                  |                                       |                      |                   |  | served 1 <7:0>       |              |                          |              | status       | 162                |     |     |
| 2   | 31h                                  | any_mo                                | tion_dur             |                   | HG_hyst<2:0                              | >                    |              | LG_hyst<2:0:             | >            | settings     | 00 000 000b        |     |     |
| Default Setting Registers                   | 30h                                  |                                       |                      |                   |  | _thres<7:0>          |              |                          |              | settings     | 0                  |     |     |
| . <u>5</u>                                  | 2Fh                                  |                                       |                      |                   |  |                      |              |                          |              | settings     | 150                |     |     |
| ኞ   | 2Eh                                  |                                       |                      |                   |  | es<7:0>              |              |                          |              | settings     | 160                |     |     |
| <u>.</u>                                    | 2Dh                                  |                                       |                      |                   |  | ır<7:0>              |              |                          |              | settings     | 150                |     |     |
| ₽   | 2Ch                                  |                                       |                      |                   |  | es<7:0>              |              |                          |              | settings     | 20                 |     |     |
| 븀   | 2Bh                                  | alert                                 | Lanu mation          | counte            |  |                      | er LG        | enable HG                | enable LG    | control      | 0 0 00 00 1 1b     |     |     |
| Ś   |                                      | aleu                                  | any_motion           | Count             | 11 11 10 11 11 11 11 11 11 11 11 11 11 1 | COUNT                | el TO        | enable_no                | enable_LG    |              |                    |     |     |
| 불   | 24h to 2Ah                           |                                       |                      |                   |  |                      | not used     | NA                       | 1            |              |                    |     |     |
| Ē   | 23h                                  |                                       |                      |                   |  |                      | BST reserved | NA                       | /            |              |                    |     |     |
| ŏ   | 22h                                  |                                       |                      |                   |  |                      |              |                          |              | BST reserved | NA                 |     |     |
|   | 21h                                  |                                       |                      |                   |  |                      |              | BST reserved             | NA           |              |                    |     |     |
|   | 20h                                  |                                       |                      |                   |  |                      |              |                          |              | BST reserved | NA                 |     |     |
|   | 1FH                                  |                                       |                      |                   |  |                      |              |                          |              | BST reserved | NA                 | ١.  |     |
|   | 1Eh                                  |                                       |                      |                   |  |                      |              |                          |              | BST reserved | NA                 | ı   |     |
|   | 1Dh                                  |                                       |                      |                   | offs                                     | et_T                 |              |                          |              | trimming     | NA                 |     |     |
|   | 1Ch                                  |                                       |                      |                   | offs                                     | et_z                 |              |                          |              | trimming     | NA                 |     |     |
|   | 1Bh                                  |                                       |                      |                   | offs                                     | et_y                 |              |                          |              | trimming     | NA                 |     |     |
|   | 1Ah                                  |                                       |                      |                   |  | et_x                 |              |                          |              | trimming     | NA                 |     |     |
|   | 19h                                  | offs                                  | et T                 |                   |  | gair                 | ı T          |                          |              | trimming     | NA                 |     |     |
|   | 18h                                  |                                       | et z                 |                   |  | gair                 |              |                          |              | trimming     | NA                 |     |     |
|   | 17h                                  |                                       | et_y                 |                   |  | gair                 |              |                          |              | trimming     | NA.                |     |     |
|   | 16h                                  |                                       | et x                 |                   |  | gair                 |              |                          |              | trimming     | NA.                |     |     |
|   | 15h                                  | SPI4                                  |                      | new_data_INT      | latch_INT                                |                      |              | p_pause                  | Lucke up     |              | 10000000b          |     |     |
|   | 14h                                  | 3514                                  | reserved             | new data nyi      |  | shadow_dis<br>e<1:0> |              | p_pause<br>pandwidth<2:0 | wake_up      | control      | xxx 01 110b        | 1   |     |
|   |                                      |                                       | We server            |                   |  |                      | ·            | Januwium \ Z.C           | )~           | control      |                    | \   | ٠   |
|   | 13h                                  |                                       |                      |                   |  | served 2 <7:0>       |              |                          |              | status       | 13                 | /   | ٦.  |
|   | 12h                                  |                                       |                      |                   |  | served 1 <7:0>       |              |                          |              | status       | 162                | - / | - [ |
|   | 11h                                  | any_mo                                | otion_dur            |                   | HG_hyst<2:0:                             |                      |              | LG_hyst<2:0:             | >            | settings     | 00 000 000b        |     |     |
|   | 10h                                  |                                       |                      |                   |  | _thres<7:0>          |              |                          |              | settings     | 0                  |     |     |
| u   | 0Fh                                  |                                       |                      |                   |  | ır<7:0>              |              |                          |              | settings     | 150                |     |     |
| Operational Registers                       | 0Eh                                  |                                       |                      |                   |  | es<7:0>              |              |                          |              | settings     | 160                |     |     |
| <u>:5</u>                                   | 0Dh                                  |                                       |                      |                   |  | ır<7:0>              |              |                          |              | settings     | 150                |     |     |
| 9   | 0Ch                                  |                                       |                      |                   |  | es<7:0>              |              |                          |              | settings     | 20                 |     |     |
| œ   | 0Bh                                  | alert                                 | any_motion           | counte            | er_HG                                    | count                | er_LG        | enable_HG                | enable_LG    | control      | 0 0 00 00 1 1b     |     |     |
| <u>a</u>                                    | 0Ah                                  | recerveu                              |                      | update_image      |  | self test 1          | self test 0  | soft reset               | sleep        | control      | ×0000000b          |     |     |
| .0  | 09h                                  | st_result                             |                      |                   |  |                      |              | status                   | NA           |              |                    |     |     |
| Ħ   | 08h                                  |                                       |                      |                   |  | <7:0>                |              |                          |              | data         | NA.                |     |     |
| ē   | 07h                                  |                                       |                      |                   |  | :2> (msb)            |              |                          |              | data         | NA.                |     |     |
| ŏ   | 06h                                  | acc z<1                               | ·N> (lsh)            |                   |  | Name and             |              |                          | new data z   | data         | NA<br>NA           | V   |     |
| _   | 05h                                  | GCC_Z<1                               | .52 (150)            |                   | 300 40                                   | :2> (msb)            |              |                          | N HEW Uata 2 | data         | NA<br>NA           |     |     |
|   |                                      | 200 4-1                               | ·OS (leb)            |                   | acc_y(3                                  | .2~ (11130)          |              |                          | nou data     |              |                    |     |     |
|   | 04h                                  | acc_y<1                               | .0> (180)            |                   |  | dur Add              |              |                          | new_data_y   | data         | NA<br>NA           |     |     |
|   | 03h                                  |                                       | Os. (I-12            | XIIIIIIIIIIIIIIII | acc_x<9                                  | :2> (msb)            |              |                          | 4            | data         | NA                 |     |     |
|   | 02h                                  | acc_x<1                               |                      |                   |  | anness               |              |                          | new_data_x   | data         | NA                 |     |     |
|   | 01h                                  | · · · · · · · · · · · · · · · · · · · | al_vers              | ion<3:0>          |  | Manage Control       | ml_vers      | ion<3:0>                 |              | data         | NA                 |     |     |
|   | 00h                                  |                                       |                      | unused            |  |                      |              | chip_id<2:0>             |              | data         | 010b               |     |     |



**Bosch Sensortec** 

### Important notes:

1) Bits 5, 6 and 7 of register addresses 14h and 34h do contain critical sensor individual calibration data which must not be changed or deleted by any means.

In order to properly modify addresses 14h and/or 34h for range and/or bandwidth selection using bits 0, 1, 2, 3 and 4, it is highly recommended to read-out the complete byte, perform bit-slicing and write back the complete byte with unchanged bits 5, 6 and 7.

Otherwise the reported acceleration data may show incorrect results.

- 2) Bit 7 of register 0Ah should be left at a value of "0".
- 3) A minimum pause of 14msec. between two consecutive EEPROM write-cycles must be kept.



**Bosch Sensortec** 

### 3.1 Operational registers

#### 3.1.1 SPI4

The SPI4 bit ((address 15h, bit 7) is used to select the correct SPI protocol (three-wire or four-wire, SPI-mode 3). The default value stored in the non-volatile part of the memory is SPI4=1 (four-wire SPI is default value!). After power on reset or soft reset or writing to EEPROM the SPI4 EEPROM setting (35h) is downloaded to the image register SPI4 and the corresponding SPI protocol is selected.

If the desired SPI is three-wire, the microcontroller must first write SPI4 to 0 (in image register only or in EEPROM). This first writing is possible because only CSB, SCK and SDI are required for a write sequence and the 3 bit timing diagrams are identical in three-wire and four-wire configuration.

Since EEPROM has limited write cycle lifetime (minimum 1000 cycles specified) it is recommended to use one of the following procedures.

- Procedure 1 (recommended): Set SPI4 in <u>image</u> to correct value (SPI4=0 for SPI three-wire, SPI4=1 for SPI four-wire (=default)) every time after power on reset, soft reset or EEPROM write command.
- Procedure 2: Verify chip-ID (address 00h) after every power on reset, soft reset or EEPROM write command to be chip\_ID=02h. If chip\_ID=FFh or chip\_ID=00h unlock EEPROM (section 3.3.3) and set SPI4 to correct interface in <a href="EEPROM"><u>EEPROM</u></a> at 35h. Lock EEPROM. Optionally verify chip\_ID after delay of >30ms.
- Procedure 3: Set SPI4 once to correct interface in the <u>EEPROM</u> at 35h during final test procedure at customer.

### 3.1.2 Range

These two bits (address 14h, bits 4 and 3) are used to select the full scale acceleration range. Directly after changing the full scale range it takes 1/(2\*bandwidth) to overwrite the data registers with filtered data according to the selected bandwidth.

**Table 3:** Settings of full scale range register

| range<1:0> | Full scale acceleration range |
|------------|-------------------------------|
| 00         | +/- 2g                        |
| 01         | +/- 4g                        |
| 10         | +/- 8g                        |
| 11         | Not authorised code           |

### Important note:

Please refer to the comment in chapter 3 of how to protect bits 5, 6 and 7 when modifying other bits of register 14h.



**Bosch Sensortec** 

#### 3.1.3 Bandwidth

These three bits (address 14h, bits 2-0) are used to setup the digital filtering of ADC output data to obtain the desired bandwidth. A second order analogue filter defines the max. bandwidth to 1.5kHz. Digital filters can be activated to reduce the bandwidth down to 25Hz in order to reduce signal noise. The digital filters are moving average filters of various length with a refresh rate of 3kHz.

Since the bandwidth is reduced by a digital filter for the factor ½, ¼, ... of the analogue filter frequency of 1.5kHz the mean values of the bandwidth are slightly deviating from the rounded nominal values. Table 4 shows the corresponding data:

Table 4: Settings of bandwidth

|                | Nominal selected bandwidth |      | Mean          |      |
|----------------|----------------------------|------|---------------|------|
| bandwidth<2:0> | [Hz]                       | Min. | bandwidth[Hz] | Max. |
| 000            | 25                         |      | 23            |      |
| 001            | 50                         |      | 47            |      |
| 010            | 100                        | 9    | 94            | %    |
| 011            | 190                        | -10% | 188           | +10% |
| 100            | 375                        | 77   | 375           | +    |
| 101            | 750                        |      | 750           |      |
| 110            | 1500                       |      | 1500          |      |
| 111            | Not authorised code        | -    | -             | -    |

At wake-up from sleep mode to normal operation, the bandwidth is set to its maximum value and then reduced to bandwidth setting as soon as enough ADC samples are available to fill the whole digital filter.

#### Important note:

Please refer to the comment in chapter 3 of how to protect bits 5, 6 and 7 when modifying other bits of register 14h.

### 3.1.4 Wake\_up

This bit (address 15h, bit 0) makes BMA150 automatically switching from sleep mode to normal mode after the delay defined by wake\_up\_pause (section 3.1.5). When the sensor IC goes from sleep to normal mode, it starts acceleration acquisition and performs interrupt verification (section 3.2). The sensor IC automatically switches back from normal to sleep mode again if no fulfilment of programmed interrupt criteria has been detected. The IC wakes-up for a minimum duration which depends on the number of required valid acceleration data to determine if an interrupt should be generated.

If a latched interrupt is generated, this can be used to wake-up a microprocessor. The sensor IC will wait for a reset\_INT command and restart interrupt verification. BMA150 can not go back to sleep mode if reset\_INT is not issued after a latched interrupt.



**Bosch Sensortec** 

If a not-latched interrupt is generated, the device waits in the normal mode till the interrupt condition disappears. The minimum duration of interrupt activation is 330µs. If no interrupt is generated, the sensor IC goes to sleep mode for a defined time (wake\_up\_pause).

For more details on the wake-up functionality, please refer to chapter 7.3

### 3.1.5 Wake\_up\_pause

These bits (address 15h, bit 2 and 1) define the sleep phase duration between each automatic wake-up.

Table 5: Settings of wake\_up\_pause

| wake_up_pause<1:0> | Sleep phase duration |
|--------------------|----------------------|
| 00                 | 20 ms                |
| 01                 | 80 ms                |
| 10                 | 320 ms               |
| 11                 | 2560 ms              |

Note: The accuracy of the wake-up timer is about ±30%.

### 3.1.6 Shadow\_dis

BMA150 provides the possibility to block the update of data MSB while LSB are read out. This avoids a potential mixing of LSB and MSB of successive conversion cycles. When this bit (address 15h, bit 3) is at 1, the blocking procedure for MSB is not realized and MSB only reading is possible.



Triaxial, digital acceleration sensor

**Bosch Sensortec** 

### 3.2 Interrupt settings

Five different types of interrupts can be programmed. When the corresponding criterion becomes valid, the interrupt pin is triggered to a high level. All interrupt criteria are combined and drive the interrupt pad with an Boolean <OR> condition.

Interrupt generations may be disturbed by changes of EEPROM, image or other control bits because some of these bits influence the interrupt calculation. As a consequence, no write sequence should occur when microprocessor is triggered by interrupt or the interrupt should be deactivated on the microprocessor side when write sequences are operated.

Interrupt criteria are using digital code coming from digital filter output. As a consequence all thresholds are scaled with range selection (section 3.1.3.2). Timings used for high acceleration and low acceleration debouncing are absolute values (1 LSB of HG\_dur and LG\_dur registers corresponds to 1 millisecond, timiming accuracy is proportional to oscillator accuracy = +/-10%), thus it does not depend on selected bandwidth. Timings used for any motion interrupt and alert detection are proportional to bandwidth settings (section 3.1.3).

### 3.2.1 Enable LG:

This bit (address 0Bh, bit 0) enables the LG\_thres criteria to generate an interrupt.

### 3.2.2 Enable\_HG:

This bit (address 0Bh, bit 1) enables the HG\_thres criteria to generate an interrupt.

### 3.2.3 Enable adv INT:

This bit (address 15h, bit 6) is used to disable advanced interrupt control bits (any\_motion, alert). If enable\_adv\_INT=0, writing to these bits has no effect on sensor IC function.

### 3.2.4 Any\_motion:

This bit ((address 0Bh, bit 6)enables the any motion criteria to generate directly an interrupt. It can not be turned on simultaneously with alert. This bit can be masked by enable\_adv\_INT, the value of this bit is ignored when enable\_adv\_INT=0 (section 3.2.3).

#### 3.2.5 Alert:

If this bit (address 0Bh, bit 7) is at 1, the any\_motion criterion will set BMA150 into alert mode (section 3.2.9). This bit can be masked by enable\_adv\_INT, the value of this bit is ignored when enable\_adv\_INT=0 (section 3.2.3).



Triaxial, digital acceleration sensor

**Bosch Sensortec** 

### 3.2.6 Latch\_INT:

If this bit (address 15h, bit 4) is at 1, interrupts are latched. The INT pad stays high until microprocessor detects it and writes reset\_INT control bit to 1 (section 3.3.1). When this bit is at 0, interrupts are set and reset directly by BMA150 according to programmable criteria (sections 3.2.7 and 3.2.8).

### 3.2.7 LG\_thres, LG\_hyst, LG\_dur, counter\_LG

LG\_thres (address 0C, bits 7-0 / low-g threshold) and LG\_hyst (address 11h, bits 2-0 / low-g threshold hysteresis) are used to detect a free fall. The threshold and duration codes define one criterion for interrupt generation when absolute value of acceleration is low for long enough duration.

Data format is unsigned integer.

LG\_thres criterion\_x is true if  $|acc_x| \le LG_thres / 255 * range$ 

LG\_thres interrupt is set if (LG\_thres criterion\_x AND LG\_thres criterion\_y AND

LG\_thres criterion\_z) AND interrupt counter = (LG\_dur+1)

LG\_thres criterion\_x is false if  $|acc_x| > (LG_thres + 32*LG_hyst) / 255* range$ 

LG\_thres interrupt is reset if NOT(LG\_thres criterion\_x AND LG\_thres criterion\_y AND

LG thres criterion z)

LG\_thres and LG\_hyst codes must be chosen to have (LG\_thres + 32\*LG\_hyst) < 511.

When LG\_thres criterion becomes active, an interrupt counter is incremented by 1 LSB/ms. When the low-g interrupt counter value equals (LG\_dur+1), an interrupt is generated. Depending on counter\_LG (address 0Bh, bit 3 and 2) register, the counter could also be reset or count down when LG\_thres criterion is false.

Table 6: Description of debouncing counter counter\_LG

| counter_LG<1:0> | low acceleration interrupt counter status when |  |  |  |
|-----------------|--|--|--|--|
|                 | LG_thres criteria is false                     |  |  |  |
| 00              | reset  |  |  |  |
| 01              | Count down by 1 LSB/ms                         |  |  |  |
| 10              | Count down by 2 LSB/ms                         |  |  |  |
| 11              | Count down by 3 LSB/ms                         |  |  |  |

If latch\_INT=0, the interrupt is not a latched interrupt and then it is reset as soon as LG\_thres criteria becomes false. When interrupt occurs, the interrupt counter is reset.

The LG\_thres criteria is set with an AND condition on all three axes to be used for free fall detection.



Triaxial, digital acceleration sensor

**Bosch Sensortec** 

### 3.2.8 HG thres, HG hyst, HG dur, counter HG

HG\_thres (address 0Eh, bits 7-0 / high-g threshold) and HG\_hyst (address 11h, bits 5-3 / high-g threshold hysteresis) define the high-G level and its associated hysteresis. HG\_dur (high-g threshold qualification duration) and counter\_HG (address 0Bh, bits 5 and 4 / high-g counter down register) are used for debouncing the high-g criteria.

Threshold and duration codes define a criterion for interrupt generation when absolute value of acceleration is high for long enough duration.

The data format is unsigned integer.

HG\_threshold criterion\_x is true if |acc\_x| ≥ HG\_thres / 255 \* range

HG\_threshold interrupt is set if (HG\_thres criterion\_x OR HG\_thres criterion\_y OR

HG\_thres criterion\_z) AND interrupt counter = (HG\_dur+1)

HG threshold criterion x is false if |acc x| < (HG thres - 32\*HG hyst) / 255 \* range

HG\_threshold interrupt is reset if NOT(HG\_thres criterion\_x OR HG\_thres criterion\_y OR

HG\_thres criterion\_z)

HG thres and HG hyst codes must be chosen to have (HG thres - 32\*HG hyst) > 0.

When HG\_thres criterion becomes active, a counter is incremented by 1 LSB/ms. When the high-g acceleration interrupt counter value equals (HG\_dur+1), an interrupt is generated. Depending on counter\_HG register value, the counter could also be reset or count down when HG\_thres criterion is false.

Table 7: Description of debouncing counter HG

| counter_HG<1:0> | High acceleration interrupt counter status when |
|-----------------|---|
|                 | HG_thres criterion is false                     |
| 00              | reset   |
| 01              | Count down by 1 LSB/ms                          |
| 10              | Count down by 2 LSB/ms                          |
| 11              | Count down by 3 LSB/ms                          |

If latch\_INT=0, the interrupt is not a latched interrupt and then it is reset as soon as HG\_thres criterion becomes false. When interrupt occurs, the interrupt counter is reset.



Triaxial, digital acceleration sensor

**Bosch Sensortec** 

### 3.2.9 Any\_motion\_thres, any\_motion\_dur

For the evaluation using "any motion" criterion successive acceleration data from digital filter output are stored and moving differences for all axes are built. To calculate the difference the acceleration values of all axes at time t0 are compared to values at t0+3/(2\*bandwidth). The difference of both values is equal to the difference of two successive moving averages (from three data points).

The differential value is compared to a global critical threshold any\_motion\_thres (address 10h, bits 7-0). Interrupt can be generated when the absolute value of measured difference is higher than the programmed threshold for long enough duration defined by any\_motion\_dur (address 11h, bits 7 and 6).

Any\_motion\_thres and any\_motion\_dur data are unsigned integer. Any\_motion\_thres LSB size corresponds to 15.6mg for +/- 2g range and scales with range selection (section 3.1.2).

Any motion criterion is valid if  $|acc(t0)-acc(t0+3/(2*bandwidth))| \ge any_motion_thres.$ 

An interrupt is set if (any motion criterion\_x OR any motion criterion\_y OR any

motion criterion\_z) for any\_motion\_dur consecutive times.

The any motion interrupt is reset if NOT(any\_motion criterion\_x OR any\_motion criterion\_y OR

any\_motion criterion\_z) for any\_motion\_dur consecutive

times.

Table 8: any\_motion\_dur settings

| any_motion_dur<1:0> | Number of required consecutive conditions |
|---------------------|---|
|                     | to set or reset the any motion interrupt  |
| 00                  | 1   |
| 01                  | 3   |
| 10                  | 5   |
| 11                  | 7   |

Any\_motion\_dur is used to filter the motion profile and also to define a minimum interrupt duration because the reset condition is also filtered.


Any\_motion\_thres can be used to generate an any\_motion interrupt or to put BMA150 in alert mode to preload the low-g or high-g threshold logic (enables reduction of reaction time in tumbling mode); this is selected by alert bit (section 3.2.5). These two modes (any\_motion and alert) can not be turned on simultaneously.



**Bosch Sensortec** 

**Figure 2:** Any motion criterion (middle graph) is determined from digital filter output (upper graph) and depends on bandwidth settings: for example for any\_motion\_dur=01b and bandwidth=110b (1.5kHz), we have 2\*bandwidth=3ksamples/s which leads to reaction for interrupt activation of  $3*333\mu s = 1ms$  and a minimum any motion interrupt duration of 3\*333us = 1ms (see lower graph).

If lower bandwidth is selected i) the digitally filtered values (lower noise) are taken for the verification of the any motion criterion and ii) the time scale to evaluate the criterion is stretched. Thus adjusting the bandwidth, the any motion threshold, the any motion duration as well as the full scale range enables to tailor the sensitivity of the any motion algorithm.





**Bosch Sensortec** 

### 3.2.10 New\_data\_int

If this bit (address 15h, bit 5) is set to 1, an interrupt will be generated when all three axes acceleration values are new, i.e. BMA150 updated all acceleration values after latest serial read-out. Interrupt generated from new data detection is a latched one; microcontroller has to write reset\_INT at 1 after interrupt has been detected high (section 3.3.1). This interrupt is also reset by any acceleration byte read procedure (read access to address 02h to 07h).

New data interrupt always occurs at the end of the Z-axis value update in the output register (3kHz rate). Following figure shows two examples of X-axis read out and the corresponding interrupt generation.


Figure 3: Explanation of new data interrupt.

left side - read out command of x-axis prior to next x-axis conversion

 $\rightarrow$  new data interrupt after completion of current conversion cycle after z-axis conversion

right side - read out of x-axis send after x-axis conversion

→ new data interrupt at the end of next period when x axis has been updated



Please refer to chapter 8.1 for more details.

Note: When using the  $I^2C$  interface for data transfer, the data read out phase can be longer than 330µs (depending on  $I^2C$  clock frequency and the amount of data transmitted). Starting a new data read out sequence may lead to the situation that the new\_data\_int may not be cleared right in time. This must be considered and taken care of properly.



**Bosch Sensortec** 

3.3 Control registers

All single control bits are active at 1.

### 3.3.1 Reset\_INT

This interrupt (address 0Ah, bit 6) is reset (interrupt pad goes to low) each time this bit is written to 1.

### 3.3.2 Update\_image

When this bit (address 0Ah, bit 5) is set at 1, an image update procedure is started: all EEPROM content is copied to image registers. The bit update\_image is turned at 0 when the procedure is finished. No write or read to image registers and EEPROM write is allowed during their update from EEPROM. An automatic update image procedure also occurs after power on reset and after soft\_reset has been written to 1.

The update\_image procedure may overwrite the SPI4 setting (section 3.1.1). Thus the correct interface configuration may have to be updated.

### 3.3.3 Ee w

ee\_w (address 0Ah, bit 4) is used to enable/disable the access to default setting registers.

This bit must first be written to 1 to enable write access to 16h to 3D and to enable read access to 16h to 22h. When this bit is at 0, any access to addresses from 16h to 7Fh has no effect; any read to these addresses set SDO to tri-state (4-wire SPI) or SDI to tri-state (3-wire SPI and I<sup>2</sup>C). This is valid for all serial interface (I<sup>2</sup>C, SPI 3-wire or SPI 4-wire).

I<sup>2</sup>C acknowledgement procedure for access to non-protected or blocked memory regions:

- I<sup>2</sup>C slave address: if correct, the BMA150 sets acknowledge.

- I<sup>2</sup>C register address (I<sup>2</sup>C write): The BMA150 sets acknowledge for both unprotected and

protected registers.

- I<sup>2</sup>C write data (I<sup>2</sup>C write): The BMA150 sets acknowledge for both unprotected and

protected resisters; no write is done for protected register.

- I<sup>2</sup>C read data (I<sup>2</sup>C read): acknowledge is set by master; no error detection is

possible; SDI is set to Hi-Z for protected register (0xFF is

sent)

After power on reset ee\_w=0. So EEPROM and all addresses from 16h to 7Fh can not be directly written or read.



Triaxial, digital acceleration sensor

**Bosch Sensortec** 

### 3.3.4 Selftest 0

The self-test command (address 0Ah, bit 2) uses electrostatic forces to move the MEMS common electrode. The result from selftest can be verified by reading st\_result (section 3.4.1). During selftest procedurno external change of the acceleration should be generated.

### 3.3.5 Selftest\_1

This self test bit (address 0Ah, bit3) does not generate any electrostatic force in the MEMS element but is used to verify the interrupt function is working correctly and that microprocessor is able to react to the interrupts.

0g acceleration is emulated at ADC input and the user can detect the whole logic path for interrupt, including the PCB path integrity. The LG\_thres register must be set to about 0.4g while LG\_dur = 0 to generate a low-g interrupt

#### 3.3.6 Soft reset

BMA150 is reset each time this bit (address 0Ah, bit 1) is written to 1. The effect is identical to power-on reset. Control, status and image registers are reset to values stored in the EEPROM. After soft\_reset or power-on reset BMA150 comes up in normal mode or wake-up mode. It is not possible to boot BMA150 to sleep mode.

No serial transaction should occur within 10us after soft\_reset command.

The soft\_reset procedure may overwrite the SPI4 setting (section 3.1.1). Thus the correct interface configuration may have to be updated.

### 3.3.7 Sleep

This bit (address 0Ah, bit 0) turns the sensor IC in sleep mode. Control and image registers are not cleared.

When BMA150 is in sleep mode no operation can be performed but wake-up the sensor IC by setting sleep=0 or soft\_reset. As a consequence all write and read operations are forbidden when the sensor IC is in sleep mode except command used to wake up the device or soft\_reset command. After sleep mode removal, it takes 1ms to obtain stable acceleration values (>99% data integrity). User must wait for 10ms before first EEPROM write. For the same reason, BMA150 must not be turned in sleep mode when any update\_image, self\_test or EEPROM write procedure is on going.



Triaxial, digital acceleration sensor

**Bosch Sensortec** 

### 3.4 Status registers

#### 3.4.1 St result

This is the self test result bit (address 09h, bit 7). It can be used together with selftest\_0 control bit (section 3.3.4). After selftest\_0 has been set, self-test procedure starts. At the end selftest\_0 is written to 0 and microcontroller can react by reading st\_result bit. When st\_result=1 the self test passed successfully.

The result of the st\_result can be taken into account to evaluate the basic function of the sensor. Note: Evaluation of the st\_result bit should only be understood as one part of a wider functionality test. It should not be taken into consideration as the only criterion.

### 3.4.2 Alert\_phase

This status bit (address 09h, bit 4) is set when BMA150 has been set to alert mode (section 3.2.5) and an any motion criterion has been detected. During alert phase, HG\_dur and LG\_dur variables are decreased to have a smaller reaction time when HG\_thres and LG\_thres thresholds are crossed; the decrease rate is by 1 ms per ms.

The alert mode is reset when an interrupt generated due to a high threshold or a low threshold event or when both HG\_dur and LG\_dur variables are at 0. When alert is reset, HG\_dur and LG dur variables come back to their original values stored in image registers.

### 3.4.3 LG\_latched, HG\_latched

These status bits (address 09h, bit 3 and address 09h, bit 2) are set when the corresponding criteria have been issued. They are latched and thus only the microcontroller can reset them. When both high acceleration and low acceleration thresholds are enabled, these bits can be used by microprocessor to detect which criteria generated the interrupt.

### 3.4.4 Status\_LG, status\_HG

These status bits (address 09h, bit 1 and address 09h, bit 2) are set when the corresponding criteria have been issued; they are automatically reset by BMA150 when the criteria disappear.

### 3.4.5 Customer\_reserved 1, customer\_reserved 2

Both bytes (address 12h, bit 7-0 and address 13h, bit 7-0) can be used by customer. Writing or reading of these registers has no effect on the sensor IC functionality.

If information has to be stored in a non-volatile memory addresses 32h and 33h have to be used. The write access to EEPROM takes ca. 30ms. Since EEPROM has limited write cycle lifetime special care has to be taken to this issue.



Triaxial, digital acceleration sensor

**Bosch Sensortec** 

### 3.5 Data registers

### 3.5.1 Temp

A thermometer (address 08h, bit 7-0) is embedded in BMA150. Temperature resolution is 0.5°C/LSB. Code 00h stands for lowest temperature which is -30°C. This minimum value can be corrected by trimming of the offset of the temperature sensor IC (not described in this datasheet).

### 3.5.2 Acc\_x, acc\_y, acc\_z

Acceleration values are stored in the following registers to be read out through serial interface.

acc\_x (02h, 7-6; 03h, 7-0)

acc\_y (04h, 7-6; 05h, 7-0)

acc z (06h, 7-6; 07h, 7-0)

The description of the digital signals acc\_x, acc\_y and acc\_z is "2's complement".

From negative to positive accelerations, the following sequence for the  $\pm 2g$  measurement range can be observed ( $\pm 4g$  and  $\pm 8g$  correspondingly):

-2.000g : 10 0000 0000 -1.996g : 10 0000 0001

•••

-0.004g : 11 1111 1111 0.000g :00 0000 0000 +0.004g : 00 0000 0001

...

+1.992g : 01 1111 1110 +1.996g : 01 1111 1111

Data is periodically updated (rate 3kHz) with values from the digital filter output. LSB acceleration bytes must be read first. After an acceleration LSB byte read access, the corresponding MSB byte update can optionally be blocked until it is also accessed for read. Thus, MSB / LSB mix from different samples can be avoided (section 3.1.6).

It is not possible to read-out only MSB bytes if shadow\_dis=0, an LSB byte must first be read out. To be able to read out only MSB byte, shadow dis must be written to 1.

new\_data\_\* flags on bits 0 of acc\_x (LSB), acc\_y (LSB) and acc\_z (LSB) can be used to detect if acceleration values have already been read out (section 3.5.3).

If systematic acceleration values read out is planned (for signal processing by the microcontroller), the interrupt pad can be programmed to flag the new data (section 3.2.10). Every time all temperature plus three axes values have been updated, the interrupt goes high and microcontroller can read out data. With this method, microcontroller accesses are synchronized with internal sensor IC updates.



Triaxial, digital acceleration sensor

**Bosch Sensortec** 

Synchronization of read-out sequence has several advantages:

- it enables a constant phase shift between acceleration conversion and its corresponding digital value read by microprocessor
- it reduces interface communication by avoiding over-sampling.
- potential noise due to serial interface activity perturbation would always be generated during a less critical phase of the conversion cycle. The maximum delay advised to start read out acceleration data is 20µs after INT high (window 0 - 80µs).

### 3.5.3 New\_data\_x, new\_data\_y, new\_data\_z

These bits (New\_data\_x (02h, 0), new\_data\_y (04h, 0), new\_data\_z (06h, 0)) are flags which are turned at 1 when acceleration registers have been updated. Reading acceleration data MSB or LSB registers turns the flags at 0. The flag value can be read by microprocessor.

### 3.5.4 Al\_version, ml\_version, chip\_id

al\_version (address 01h, bit 7-4) and ml\_version (address 01h, bit 3-0) are used to identify the chip revision. These codes are programmed with metal layer.

chip\_id (address 00h, bit 2-0) is used by customer to be able to recognize BMA150. This code is fixed to 010b.



Triaxial, digital acceleration sensor

**Bosch Sensortec** 

### 4. Digital interface

BMA150 is capable to be adjusted to customer's specific hardware requirements. It provides three different digital interfaces (SPI 4-wire, SPI 3-wire, I<sup>2</sup>C) and an interrupt output pin.

The digital interface is used for regular reading of data registers (acceleration and temperature). For a complete read out of acceleration data two successive read cycles are required. The 10 bit coded data word is split into 8 MSB and 2 LSB. The most significant bit (MSB) is transferred first during address and data phases.

The serial interface is also used for verifying status registers or writing to control registers or customized EEPROM programming.

#### 4.1 SPI

The SPI interfaces using three wire or four wire bus provide 16-bit protocols. Multiple read out is possible.

The communication is opened with a read/write control bit (R/W=0 for writing, R/W=1 for reading) followed by 7 address bits and at least 8 data bits (see figure 6 and figure 7). For a complete readout of 10 bit acceleration data from all axes the sensor IC provides the option to use an automatic incremented read command to read more than one byte (multiple read). This is activated when the serial enable pin CSB (chip select) stays active low after the read out of a data register. Thus, read out of data LSB will also cause read out of MSB if the CSB stays low for further 8 cycles of system clock.

The customer has the possibility to communicate with operational registers at addresses 00h-15h via SPI interface (chip identification Bytes, data Bytes, status and control registers with setting parameters). Access to the residual part of the memory map is locked (section 3.3.3). If the master addresses outside the range 00h-15h then SDI will go to tri-state enabling the communication of a second device on the same CSB and SDI line.

The CSB input has an internal  $120k\Omega$  pull-up resistor to  $V_{DDIO}$ .

### 4.1.1 Four-wire SPI interface

The 4-wire SPI is the default serial interface. The customer can easily activate the 3-wire SPI by writing a control bit (SPI4=0). The 4-wire SPI interface uses SCK (serial clock), CSB (chip select), SDI (serial data in) and SDO (serial data out).

CSB is active low. Data on SDI is latched by BMA150 at SCK rising edge and SDO is changed at SCK falling edge (SPI mode 3). Communication starts when CSB goes to low and stops when CSB goes to high; during these transitions on CSB, SCK must be high. While CSB=1, no SDI change is allowed when SCK=1.