



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



BMA423

Digital, triaxial acceleration sensor

Bosch Sensortec



BOSCH

Invented for life

Data Sheet BMA423

Part number(s) 0 273 141 292

Document revision 1.0

Release date 07 August 2017

Document number BST-BMA423-DS000-00

Notes Specifications are preliminary and subject to change without notice. Product photos and pictures are for illustration purposes only and may differ from the real product's appearance.



BMA423

12 bit, digital, triaxial acceleration sensor with intelligent on-chip motion-triggered interrupt features optimized for wearable applications.

Key features

- Small package size LGA package (12 pins), footprint 2mm x 2mm, height 0.95 mm
- Digital interface SPI (4-wire, 3-wire), I²C, 2 interrupt pins
V_{DDIO} voltage range: 1.2V to 3.6V
- Programmable functionality Acceleration ranges $\pm 2g/\pm 4g/\pm 8g/\pm 16g$
Low-pass filter bandwidths 684Hz - <8Hz
up to a max. output data read out of 1.6 kHz
Integrated FIFO on sensor with 1 kb
Step Counter optimized for wearable devices
Activity Recognition: Running, Walking, Still
Tilt-On-Wrist detection
Tap/Double tap interrupt
Any-/No-Motion interrupt
- Ultra-low power Low current consumption of data acquisition and all integrated features
- (Secondary) Auxiliary Interface Hub for ext. Magnetometer and data synchronization
- RoHS compliant, halogen-free

Typical applications

- Plug 'n' Play Step-Counter solution with watermark functionality
- Fitness applications / Activity Tracking
- Power management for wearable applications
- Display on/off and profile switching
- User interface without hardware buttons
- E-compass tilt compensation and data synchronization

Table of contents

1. SPECIFICATION	7
2. ABSOLUTE MAXIMUM RATINGS	10
3. QUICK START GUIDE	11
Note about using the BMA423:	11
First application setup examples algorithms:	11
4. FUNCTIONAL DESCRIPTION	15
4.1. SUPPLY VOLTAGE AND POWER MANAGEMENT	16
4.2. DEVICE INITIALIZATION.....	17
4.3. POWER MODES.....	18
4.4. SENSOR DATA	20
Acceleration Data	20
Filter Settings	20
Accelerometer data processing for low power mode.....	21
Data Ready Interrupt	21
Temperature Sensor	21
Sensor Time	22
Configuration Changes	22
4.5. FIFO.....	24
Frames	24
Conditions and Details.....	27
FIFO data synchronization.....	29
FIFO synchronization with external interrupts	30
FIFO Interrupts	30
FIFO Reset.....	30
4.6. INTERRUPT FEATURES.....	31
Global Configuration	31
Step Detector / Step Counter	33
Walking activity recognition.....	36
Tilt on Wrist.....	37
Double tap / Tap detection	40
Any Motion / No motion detection	41
4.7. GENERAL INTERRUPT PIN CONFIGURATION	43
Electrical Interrupt Pin Behavior.....	43
Interrupt Pin Mapping	43
4.8. AUXILIARY SENSOR INTERFACE.....	44
Structure and Concept.....	44
Interface Configuration	44
Setup mode (AUX_IF_CONF.aux_manual_en =0b1)	45
Data mode (AUX_IF_CONF.aux_manual_en=0)	48
Delay (Time Offset)	48

4.9.	SENSOR SELF-TEST	49
4.10.	OFFSET COMPENSATION	50
	Manual Offset Compensation	50
	Inline Calibration.....	50
4.11.	NON-VOLATILE MEMORY	51
4.12.	SOFT-RESET.....	51
5.	REGISTER DESCRIPTION	52
5.1.	GENERAL REMARKS	52
5.2.	REGISTER MAP	52
	Register (0x00) CHIP_ID	62
	Register (0x02) ERR_REG	62
	Register (0x03) STATUS.....	63
	Register (0x0A) DATA_0.....	63
	Register (0x0B) DATA_1.....	64
	Register (0x0C) DATA_2.....	64
	Register (0x0D) DATA_3.....	65
	Register (0x0E) DATA_4.....	65
	Register (0x0F) DATA_5.....	66
	Register (0x10) DATA_6	66
	Register (0x11) DATA_7	67
	Register (0x12) DATA_8	67
	Register (0x13) DATA_9	68
	Register (0x14) DATA_10	68
	Register (0x15) DATA_11	69
	Register (0x16) DATA_12	69
	Register (0x17) DATA_13	70
	Register (0x18) SENSORTIME_0.....	70
	Register (0x19) SENSORTIME_1.....	71
	Register (0x1A) SENSORTIME_2	71
	Register (0x1B) EVENT.....	72
	Register (0x1C) INT_STATUS_0	72
	Register (0x1D) INT_STATUS_1	73
	Register (0x1E) STEP_COUNTER_0	73
	Register (0x1F) STEP_COUNTER_1	74
	Register (0x20) STEP_COUNTER_2	74
	Register (0x21) STEP_COUNTER_3	75
	Register (0x22) TEMPERATURE.....	75
	Register (0x24) FIFO_LENGTH_0.....	76
	Register (0x25) FIFO_LENGTH_1.....	76
	Register (0x26) FIFO_DATA	77
	Register (0x27) ACTIVITY_TYPE	77
	Register (0x2A) INTERNAL_STATUS.....	78
	Register (0x40) ACC_CONF.....	79

Register (0x41) ACC_RANGE	80
Register (0x44) AUX_CONF	81
Register (0x45) FIFO_DOWNS	82
Register (0x46) FIFO_WTM_0.....	82
Register (0x47) FIFO_WTM_1.....	83
Register (0x48) FIFO_CONFIG_0	83
Register (0x49) FIFO_CONFIG_1	84
Register (0x4B) AUX_DEV_ID.....	85
Register (0x4C) AUX_IF_CONF	85
Register (0x4D) AUX_RD_ADDR	86
Register (0x4E) AUX_WR_ADDR.....	86
Register (0x4F) AUX_WR_DATA	87
Register (0x53) INT1_IO_CTRL	87
Register (0x54) INT2_IO_CTRL	88
Register (0x55) INT_LATCH.....	89
Register (0x56) INT1_MAP.....	90
Register (0x57) INT2_MAP.....	90
Register (0x58) INT_MAP_DATA.....	91
Register (0x59) INIT_CTRL	91
Register (0x5E) FEATURES_IN.....	92
Register (0x5F) INTERNAL_ERROR.....	96
Register (0x6A) NVM_CONF.....	96
Register (0x6B) IF_CONF	97
Register (0x6D) ACC_SELF_TEST	97
Register (0x70) NV_CONF	98
Register (0x71) OFFSET_0	99
Register (0x72) OFFSET_1	99
Register (0x73) OFFSET_2	100
Register (0x7C) PWR_CONF	100
Register (0x7D) PWR_CTRL	101
Register (0x7E) CMD.....	102
6. DIGITAL INTERFACES	103
6.1. INTERFACES	103
6.2. PRIMARY INTERFACE	104
6.3. PRIMARY INTERFACE I2C/SPI PROTOCOL SELECTION	105
6.4. SPI INTERFACE AND PROTOCOL	105
6.5. PRIMARY I2C INTERFACE.....	110
6.6. SPI AND I ² C ACCESS RESTRICTIONS	114
6.7. AUXILIARY INTERFACE	114
7. PIN-OUT AND CONNECTION DIAGRAMS	115
7.1. PIN-OUT	115
7.2. CONNECTION DIAGRAMS WITHOUT AUXILIARY INTERFACE.....	116

SPI	116
I2C.....	117
7.3. CONNECTION DIAGRAMS WITH AUXILIARY INTERFACE.....	117
SPI	117
I2C.....	118
8. PACKAGE.....	119
8.1. PACKAGE OUTLINE DIMENSIONS	119
8.2. SENSING AXIS ORIENTATION.....	120
8.3. LANDING PATTERN RECOMMENDATION.....	122
8.4. MARKING.....	123
Mass production	123
Engineering samples	123
8.5. SOLDERING GUIDELINES	124
8.6. HANDLING INSTRUCTIONS	125
8.7. TAPE AND REEL SPECIFICATION	126
8.8. ENVIRONMENTAL SAFETY.....	127
Halogen content	127
Internal package structure	127
9. LEGAL DISCLAIMER.....	128
9.1. ENGINEERING SAMPLES.....	128
9.2. PRODUCT USE	128
9.3. APPLICATION EXAMPLES AND HINTS.....	128
10. DOCUMENT HISTORY AND MODIFICATION.....	129

1. Specification

Unless stated otherwise, the given values are over lifetime, operating temperature and voltage ranges. Minimum/maximum values are $\pm 3\sigma$.

Parameter Specification

OPERATING CONDITIONS						
Parameter	Symbol	Condition	Min	Typ	Max	Units
Acceleration Range	g_{FS2g}	Selectable via serial digital interface		± 2		g
	g_{FS4g}			± 4		g
	g_{FS8g}			± 8		g
	g_{FS16g}			± 16		g
Supply Voltage Internal Domains	V_{DD}		1.62	1.8	3.6	V
Supply Voltage I/O Domain	V_{DDIO}		1.2	1.8	3.6	V
Voltage Input Low Level	V_{IL}	SPI & I ² C			$0.3V_{DDIO}$	-
Voltage Input High Level	V_{IH}	SPI & I ² C	$0.7V_{DDIO}$			-
Voltage Output Low Level	V_{OL}	$V_{DDIO} \geq 1.62V$, $I_{OL} \leq 2mA$, SPI			$0.2V_{DDIO}$	-
		$V_{DDIO} < 1.62V$, $I_{OL} \leq 1.5mA$, SPI			$0.2V_{DDIO}$	-
Voltage Output High Level	V_{OH}	$V_{DDIO} \geq 1.62V$, $I_{OH} \leq 2mA$, SPI	$0.8V_{DDIO}$			-
		$V_{DDIO} \leq 1.62V$, $I_{OH} \leq 1.5mA$, SPI	$0.8V_{DDIO}$			-
Total Supply Current in Performance mode	I_{DD}	Nominal V_{DD} and V_{DDIO} , 25°C, g_{FS4g}		150		μA
Total Supply Current in Suspend Mode	I_{DDsum}	Nominal V_{DD} and V_{DDIO} , 25°C		3.5		μA
Total Supply Current in Low-power Mode	I_{DDlp1}	Nominal V_{DD} and V_{DDIO} , 25°C 50 Hz ODR		14		μA
Power-Up Time	ts_{up}				1	ms
Non-volatile memory (NVM) write-cycles	n_{NVM}				15	cycles

Operating Temperature	T_A		-40		+85	°C
OUTPUT SIGNAL						
Parameter	Symbol	Condition	Min	Typ	Max	Units
Sensitivity	S_{2g}	$g_{FS2g}, T_A=25^\circ C$		1024		LSB/g
	S_{4g}	$g_{FS4g}, T_A=25^\circ C$		512		LSB/g
	S_{8g}	$g_{FS8g}, T_A=25^\circ C$		256		LSB/g
	S_{16g}	$g_{FS16g}, T_A=25^\circ C$		128		LSB/g
Sensitivity Temperature Drift	TCS			0.02		%/K
Zero-g Offset	Off	Nominal V_{DD} and $V_{DDIO}, 25^\circ C, g_{FS4g}$		80		mg
Zero-g Offset Temperature Drift	TCO			1		mg/K
Output Data Rate	ODR_{PERF}	Performance mode	12.5		1600	Hz
Output data rate and BW in Performance mode	$ODR_{12.5}$	3dB cutoff frequency of the accelerometer according to ODR with normal filter mode		5.06		Hz
	ODR_{25}			10.12		Hz
	ODR_{50}			20.25		Hz
	ODR_{100}			40.5		Hz
	ODR_{200}			80		Hz
	ODR_{400}			162 (155 for Z axis)		Hz
	ODR_{800}			324 (262 for Z axis)		Hz
	ODR_{1600}			684 (353 for Z axis)		Hz
Output Data Rate	ODR_{LPM}	Low-power mode	0.78		400	Hz
Nonlinearity	NL	Nominal V_{DD} and $V_{DDIO}, 25^\circ C, g_{FS4g}$		0.5		%FS
Output Noise Density	n_{dens}	Nominal V_{DD} and $V_{DDIO}, 25^\circ C, g_{FS4g}$		140		$\mu g/\sqrt{Hz}$
Power Supply Rejection Ratio	PSRR			1		mg/50mV

**MECHANICAL CHARACTERISTICS**

Parameter	Symbol	Condition	Min	Typ	Max	Units
Cross Axis Sensitivity	S	relative contribution between any two of the three axes		2		%
Alignment Error	E _A	relative to package outline		0.5		°

2. Absolute maximum ratings

Absolute maximum ratings

Parameter	Condition	Min	Max	Units
Voltage at Supply Pin	V _{DD} Pin	-0.3	4	V
	V _{DDIO} Pin	-0.3	4	V
Voltage at any Logic Pin	Non-Supply Pin	-0.3	V _{DDIO} +0.3, <4	V
Passive Storage Temp. Range	≤ 65% rel. H.	-50	+150	°C
None-volatile memory (NVM) Data Retention	T = 85°C, after 15 cycles	10		y
Mechanical Shock	Duration ≤ 200μs		10,000	g
	Duration ≤ 1.0ms		2,000	g
	Free fall onto hard surfaces		1.8	m
ESD, at any pin	HBM		2	kV
	CDM		500	V
	MM		200	V

Note:

Stress above these limits may cause damage to the device. Exceeding the specified electrical limits may affect the device reliability or cause malfunction.

3. Quick Start Guide

The purpose of this chapter is to help developers who want to start working with the BMA423 by giving you some very basic hands-on application examples to get started.

Note about using the BMA423:

The communication between application processor and BMA423 will happen either over i2c or spi interface. For more information about the interfaces, read the related chapter 6.


- Before starting the test, the device has to be properly connected to the master (AP) and powered up. For more information about it, read the related chapter 7. Pin-out and Connection Diagrams.

First application setup examples algorithms:


After correct power up by setting the correct voltage to the appropriate external pins, the BMA423 enters automatically into the Power On Reset (POR) sequence. In order to properly make use of the BMA423, certain steps from host processor side are needed. The most typical operations will be explained in the following application examples in form of flow-diagrams.

Example 1: *Testing communication with the BMA423 and initializing feature engine*


- a. -reading chip id (checking correct communication)



- b. -performing initialization sequence (interrupt feature engine)




c. -checking the correct status of the interrupt feature engine





Example 2: Reading acceleration data from BMA423 (example: low power mode)

-setting data processing parameters (power, bandwidth, range) and reading sensor data




**Further steps:**

The BMA423 has many more capabilities that are described in this document and include FIFO, power saving modes, synchronization capabilities with host processor, data synchronization and integration with third party sensors, many interrupts generation and more features like step counter, etc.



4. Functional Description

Block Diagram



4.1. Supply Voltage and Power Management

BMA423 has two distinct power supply pins:

- VDD is the main power supply.
- VDDIO is a separate power supply pin used for supplying power for the interface including the auxiliary interface.

There are no limitations with respect to the voltage level applied to the VDD and VDDIO pins, as long as it lies within the respective operating range. Furthermore, the device can be completely switched off (VDD= 0V) while keeping the VDDIO supply within operating range or vice versa. However if the VDDIO supply is switched off, all interface pins (CSB, SDX, SCX) must be kept close to GNDIO potential. The device is reset when the supply voltage applied to at least one supply pin VDD or VDDIO falls below the specified minimum values. No constraints exist for the minimum slew-rate of the voltage applied to the VDD and VDDIO pins.

4.2. Device Initialization

After power up sequence the accelerometer is in suspend mode, device must be initialized through the following procedure. Initialization has to be performed as well after every POR or soft reset.

- Disable advanced power save mode: [PWR_CONF.adv_power_save](#) =0b0
- Wait for 450 us. The register [SENSORTIME_0](#) increments every 39.25 µsec and may be used for accurate timing.
- Write [INIT_CTRL.init_ctrl](#)=0x00
- Load configuration file
 - Burst write initialization data to Register [FEATURES_IN](#). The configuration file is included in the driver available on the Bosch Sensortec website (www.bosch-sensortec.com) or from your regional support team. Optionally the configuration file can be written to the Register [FEATURES_IN](#) in several consecutive burst write access. Every burst write must contain an even number of bytes.
 - Optionally:
Burst read configuration file from Register [FEATURES_IN](#) and check correctness
- Enable sensor features– write 0x01 into register [INIT_CTRL.init_ctrl](#). This operation must not be performed more than once after POR or softreset.
- Wait until Register [INTERNAL_STATUS.message](#) contains the value 0b1. This will happen after at most 140-150 msec.

After initialization sequence has been completed, the device is in configuration mode (power mode). Now it is possible to switch to the required power mode and all features are ready to use as described in chapter 4.

4.3. Power Modes

The power state of the BMA423 is controlled through the registers [PWR_CONF](#) and [PWR_CTRL](#). The Register [PWR_CTRL](#) enables and disables the accelerometer and the auxiliary sensor. The Register [PWR_CONF](#) controls which power state the sensors enter if they are enabled or disabled in the Register [PWR_CTRL](#). The power state impacts the behavior of the sensor with respect to start-up time, available functions, etc. but not the sensor data quality. The sensor data quality is controlled in the Registers [ACC_CONF](#).

In all global power configurations both register contents and FIFO contents are retained.

Low Power Mode: This power configuration aggressively reduces power of the device as much as possible. The low power mode configuration is activated through enabling [PWR_CONF.adv_power_save=0b1](#) and disabling [ACC_CONF.acc_perf_mode=0b0](#). In this configuration these externally user visible features may not be available:

- Register writes need an inter-write-delay of at least **1000 us**.
- The sensors log data into the FIFO in performance and low power mode. When the FIFO watermark interrupt is active, the FIFO is accessible for reading in low power mode until a burst read operation on Register [FIFO_DATA](#) completes when [PWR_CONF.fifo_self_wakeup=0b1](#). When [PWR_CONF.fifo_self_wakeup=0b0](#), the user needs to disable advanced power save mode ([PWR_CONF.adv_power_save=0b0](#)) before reading the FIFO and wait for 250 μ s.
- To read out FIFO data w/o a FIFO watermark interrupt, the advanced power save configuration needs to be disabled ([PWR_CONF.adv_power_save=0b0](#))

The table below shows a few examples with the optimal power configurations

Usecase	ACC_CONF.acc_perf_mod	PWR_CONF.adv_power_sa	PWR_CTRL.acc_en	Power consumption
Configuration mode	x	0	x	tbd
Suspend (lowest power mode)	x	1	0	suspend power
Performance mode accel	1	x	1	accel power
Low power mode	0	1	1	Depends on ACC_CONF

The [PWR_CTRL](#) register is used to enable and disable sensors. Per default, all sensors are disabled. Acceleration sensor must be enabled by setting [PWR_CTRL.acc_en=0b1](#).



The auxiliary sensor functionality is supported only when the auxiliary interface is connected for the auxiliary sensor operation. If the auxiliary interface is not used for auxiliary sensor operation, then the auxiliary sensor interface must remain disabled by setting [PWR_CTRL.aux_en=0b0](#) (default).

To change the power mode of the auxiliary sensor, both the power mode of the auxiliary interface and the auxiliary sensor part needs to be changed, e.g. to set the auxiliary sensor to suspend mode:

- Set the auxiliary sensor interface to suspend in Register [PWR_CTRL.aux_en=0b0](#). Changing the auxiliary sensor interface power mode to suspend does not imply any mode change in the auxiliary sensor.
- The auxiliary sensor part itself must be put into suspend mode by writing the respective configuration bits of the auxiliary sensor part. The power mode of the auxiliary sensor part is controlled by setting the BMA423 auxiliary sensor interface into manual mode by [AUX_IF_CONF.aux_manual_en=0b1](#) and then communicating with the auxiliary sensor part through the BMA423 registers [AUX_RD_ADDR](#), [AUX_WR_ADDR](#), and [AUX_WR_DATA](#). For details see Chapter 4.8.

4.4. Sensor Data

Acceleration Data

The width of acceleration data is 12 bits given in two's complement representation in the registers [DATA 8](#) to [DATA 13](#). The 12 bits for each axis are split into an MSB upper part and an LSB lower part. Reading the acceleration data registers shall always start with the LSB part. In order to ensure the integrity of the acceleration data, the content of an MSB register is locked by reading the corresponding LSB register (shadowing procedure).

Filter Settings

The accelerometer digital filter can be configured through the Register [ACC_CONF](#).

Note:

Illegal settings in configuration registers will result in an error code in Register [ERR_REG](#). The content of the data register is undefined, and if the FIFO is used, it may contain no value.

Accelerometer data processing for performance mode

Performance mode is enabled with [ACC_CONF.acc_perf_mode](#)=0b1. In this power mode, the accelerometer data is sampled at equidistant points in the time, defined by the accelerometer output data rate parameter [ACC_CONF.acc_odr](#). The output data rate can be configured in one of eight different valid ODR configurations going from 12.5 Hz up to 1600Hz.

The filter bandwidth shows a 3db cutoff frequency shown in the following table:

Table 12: 3dB cutoff frequency of the accelerometer according to ODR with normal filter mode

Accelerometer ODR [Hz]	12.5	25	50	100	200	400	800	1600
3dB Cutoff frequency [Hz]	5.06	10.12	20.25	40.5	80	162 (155 for Z axis)	324 (262 for Z axis)	684 (353 for Z axis)

The noise is also depending on the filter settings and ODR, see table below.

Table 13: Accelerometer noise in mg according to ODR with normal filter mode (range +/- 4g)
(based on device measurement)

ODR in Hz	25	50	100	200	400	800	1600
RMS-Noise (typ.) [mg]	0.5	0.7	0.9	1.3	1.7	TBD	TBD

Accelerometer data processing for low power mode

Low power mode can be enabled by [PWR_CONF.adv_power_save=0b1](#) and [ACC_CONF.acc_perf_mode=0b0](#). In this power mode, the accelerometer regularly changes between a suspend power mode phase where no measurement is performed and a performance power mode phase, where data is acquired. The period of the duty cycle for changing between suspend and performance mode will be determined by the output data rate ([ACC_CONF.acc_odr](#)). The output data rate can be configured in one of 10 different valid ODR configurations going from 0.78Hz up to 400Hz. The samples acquired during the normal mode phase will be averaged and the result will be the output data. The number of averaged samples can be determined by the parameter [ACC_CONF.acc_bwp](#) through the following formula:

$$\begin{aligned} \text{averaged samples} &= 2^{(\text{Val}(\text{acc_bwp}))} \\ \text{skipped samples} &= (1600/\text{ODR}) - \text{averaged samples} \end{aligned}$$

A higher number of averaged samples will result in a lower noise level of the signal, but since the performance power mode phase is increased, the power consumption will also rise.

Data Ready Interrupt

This interrupt fires whenever a new data sample set from accelerometer, and auxiliary sensor is complete. This allows a low latency data readout. In non-latched mode, the interrupt and the flag in Register [INT_STATUS_1](#) are cleared automatically after 1/(3200Hz). If this automatic clearance is unwanted, latched-mode can be used (see chapter 4.7).

In order to enable/use the data ready interrupt map it on the desired interrupt pin via [INT_MAP_DATA](#).

Temperature Sensor

The temperature sensor has 8 bits. The temperature value is defined in Register [TEMPERATURE](#) and updated every 1.28 s.

It is always on, when a sensor is active.

Value	Temperature
0x7F	150 °C
...	...
0x00	23 °C
...	...
0x81	-104 °C
0x80	Invalid

When there is no valid temperature information available (i.e. last measurement before the time defined above), the temperature indicates an invalid value: 0x80.

Sensor Time

The BMA423 supports the concept of sensortime. Its core element is a free running counter with a width of 24 bits. It increments with a resolution of 39.0625 μ s. The user can access the current state of the counter by reading registers [SENSORTIME_0](#) to [SENSORTIME_2](#).

All sensor events e.g. updates of data registers are synchronous to this sensor time register as defined in the table below. With every update of the data register or the FIFO, a bit m in the registers [SENSORTIME_0](#) to [SENSORTIME_2](#) toggles where m depends on the output data rate for the data register and the output data rate and the FIFO downsampling rate for the FIFO. The table below shows which bit toggles for which update rate of data register and FIFO

Bit m in sensor_time	23	22	21	20	19	18	17	16
Resolution [s]	327.68	163.84	81.92	40.96	20.48	10.24	5.12	2.56
Update rate [Hz]	0.0031	0.0061	0.012	0.024	0.049	0.10	0.20	0.39


Bit m in sensor_time	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Resolution [ms]	1280	640	320	160	80	40	20	10	5	2.5	1.250	0.625	0.3125	0.156	0.078	0.039
Update rate [Hz]	0.78	1.56	3.125	6.25	12.5	25	50	100	200	400	800	1600	3200			

The sensortime is synchronized with the data capturing in the data register and the FIFO. Between the data sampling and the data capturing there is a delay which depends on the settings in the Register [ACC_CONF](#). The sensortime supports multiple seconds of sample counting and a sub-microsecond resolution, see Register [SENSORTIME_0](#) for details.

Burst reads on the registers [SENSORTIME_0](#) to [SENSORTIME_2](#) deliver always consistent values, i.e. the value of the register does not change during the burst read.

Configuration Changes

If accelerometer configuration settings in registers [ACC_CONF](#), [ACC_RANGE](#), or [AUX_CONF](#) are changed while the accelerometer ([PWR_CTRL.acc_en](#) = 0b1) or auxiliary sensor ([PWR_CTRL.aux_en](#) = 0b1) is enabled, the configuration changes are not immediately applied. The configuration changes become effective if a sampling event for the currently active ODR coincides with a sampling event for the newly requested ODR on the sensortime sampling grid. In the case where the currently active ODR equals the newly requested ODR, the configuration changes become effective at the next sampling event. See also following figure.





4.5. FIFO

The device supports the following FIFO operating modes:

- Streaming mode: overwrites oldest data on FIFO full condition
- FIFO mode: discards newest data on FIFO full condition

The FIFO depth is 1024 byte and supports the following interrupts:

- FIFO full interrupt
- FIFO watermark interrupt

FIFO is enabled with [FIFO CONFIG 1.fifo acc en=0b1](#) (0b0= disabled). To enable the FIFO for the auxiliary interface (magnetometer) set [FIFO CONFIG 1.fifo aux en=0b1](#) (0b0=disabled).

Frames

The FIFO captures data in frames, which consist of a header and a payload. The FIFO can be configured to skip the header (headerless mode) in which case only payload is stored.

- In header mode (standard configuration) each regular frame consists of a one byte header describing properties of the frame, (which sensors are included in this frame) and the data itself. Beside the regular frames, there are control frames.
- In headerless mode the FIFO contains sampled data only.

Header mode

The header has a length of 8 bit and the following format:

Bit	7	6	5	4	3	2	1	0
Content	fh_mode<1:0>		fh_parm<3:0>			fh_ext<1:0>		

These *fh_mode* and *fh_parm* and *fh_ext* fields are defined below

fh_mode<1:0>	Definition	fh_parm <3:0>	fh_ext<1:0>
0b10	Regular	Enabled sensors	Tag of INT2 and INT1
0b01	Control	Control opcode	
0b00 and 0b11	Reserved	Na	

f_parm=0b0000 is invalid for regular mode, a header of 0x80 indicates an uninitialized frame.

In a regular frame, fh_parm frame defines which sensors are included in the data part of the frame. The format is

Name	fh_parm<3:0>			
Bit	3	2	1	0
Content	Reserved	FIFO_aux_data	Reserved	FIFO_acc_data

When FIFO_<sensor x>_data is 0b1 (0b0) data for sensor x is included (not included) in the data part of the frame.

The fh_ext<1:0> field are used for external tagging.

The data format for data frames is identical to the format defined for the [Register \(0x0A\) DATA 0](#) to [Register \(0x17\) DATA 13](#) register. Only frames which contain data of at least one sensor will be written into the FIFO. E.g. fh_parm=0b0101 the data in the frame are shown below. If the read burst length is less than 8 byte, the number of auxiliary sensor data in the frame is reduced to the burst length.

DATA[X]	Acronym	
X=0	AUX_0	copy of register Val(AUX_RD_ADDR) in auxiliary sensor register map
X=1	AUX_1	copy of register Val(AUX_RD_ADDR)+1 in auxiliary sensor register map
X=2	AUX_2	copy of register Val(AUX_RD_ADDR)+2 in auxiliary sensor register map
X=3	AUX_3	copy of register Val(AUX_RD_ADDR)+3 in auxiliary sensor register map
X=4	AUX_4	copy of register Val(AUX_RD_ADDR)+4 in auxiliary sensor register map
X=5	AUX_5	copy of register Val(AUX_RD_ADDR)+5 in auxiliary sensor register map
X=6	AUX_6	copy of register Val(AUX_RD_ADDR)+6 in auxiliary sensor register map
X=7	AUX_7	copy of register Val(AUX_RD_ADDR)+7 in auxiliary sensor register map
X=8	ACC_X<7:0> (LSB)	
X=9	ACC_X<15:8> (MSB)	
X=10	ACC_Y<7:0> (LSB)	
X=11	ACC_Y<15:8> (MSB)	
X=12	ACC_Z<7:0> (LSB)	
X=13	ACC_Z<15:8> (MSB)	

Headerless mode

When the data rates of all enabled sensor elements are identical, the FIFO header may be disabled in [FIFO CONFIG 1.fifo header en](#).

The headerless mode supports only regular frames. To be able to distinguish frames from each other, all frames must have the same size. For this reason, any change in configuration that have an impact to frame size or order of data within a frame will cause an instant flush of FIFO, restarting capturing of data with the new settings.