



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



# MMA8452Q, 3-axis, 12-bit/8-bit digital accelerometer

The MMA8452Q is a smart, low-power, three-axis, capacitive, micromachined accelerometer with 12 bits of resolution. This accelerometer is packed with embedded functions with flexible user programmable options, configurable to two interrupt pins. Embedded interrupt functions allow for overall power savings relieving the host processor from continuously polling data.

The MMA8452Q has user selectable full scales of  $\pm 2 g/\pm 4 g/\pm 8 g$  with high-pass filtered data as well as non-filtered data available real-time. The device can be configured to generate inertial wakeup interrupt signals from any combination of the configurable embedded functions allowing the MMA8452Q to monitor events and remain in a low-power mode during periods of inactivity. The MMA8452Q is available in a 16-pin QFN, 3 mm x 3 mm x 1 mm package.

## Features


- 1.95 V to 3.6 V supply voltage
- 1.6 V to 3.6 V interface voltage
- $\pm 2 g/\pm 4 g/\pm 8 g$  dynamically selectable full-scale
- Output data rates (ODR) from 1.56 Hz to 800 Hz
- 99  $\mu g/\sqrt{Hz}$  noise
- 12-bit and 8-bit digital output
- I<sup>2</sup>C digital output interface
- Two programmable interrupt pins for six interrupt sources
- Three embedded channels of motion detection
  - Freefall or motion detection: one channel
  - Pulse detection: one channel
  - Transient detection: one channel
- Orientation (portrait/landscape) detection with set hysteresis
- Automatic ODR change for auto-wake and return to sleep
- High-pass filter data available real-time
- Self-test
- Current consumption: 6  $\mu A$  to 165  $\mu A$

## Typical applications

- E-compass applications
- Static orientation detection (portrait/landscape, up/down, left/right, back/front position identification)
- Notebook, e-reader, and laptop tumble and freefall detection
- Real-time orientation detection (virtual reality and gaming 3D user position feedback)
- Real-time activity analysis (pedometer step counting, freefall drop detection for HDD, dead-reckoning GPS backup)
- Motion detection for portable product power saving (auto-sleep and auto-wake for cell phone, PDA, GPS, gaming)
- Shock and vibration monitoring (mechatronic compensation, shipping and warranty usage logging)
- User interface (menu scrolling by orientation change, pulse detection for button replacement)


## MMA8452Q

### Top and bottom view



16-pin QFN  
3 mm x 3 mm x 1 mm

### Top view



Pin connections

## Ordering information

| Part number | Temperature range | Package description | Shipping      |
|-------------|-------------------|---------------------|---------------|
| MMA8452QT   | -40°C to +85°C    | QFN-16              | Tray          |
| MMA8452QR1  | -40°C to +85°C    | QFN-16              | Tape and Reel |

# Contents

|          |  |           |
|----------|--|-----------|
| <b>1</b> | <b>Block Diagram and Pin Description</b>                 | <b>3</b>  |
| <b>2</b> | <b>Mechanical and Electrical Specifications</b>          | <b>6</b>  |
| 2.1      | Mechanical characteristics                               | 6         |
| 2.2      | Electrical characteristics                               | 7         |
| 2.3      | I <sup>2</sup> C interface characteristics               | 8         |
| 2.4      | Absolute maximum ratings                                 | 9         |
| <b>3</b> | <b>Terminology</b>                                       | <b>10</b> |
| 3.1      | Sensitivity  | 10        |
| 3.2      | Zero-g offset  | 10        |
| 3.3      | Self-test  | 10        |
| <b>4</b> | <b>System Modes (SYSMOD)</b>                             | <b>11</b> |
| <b>5</b> | <b>Functionality</b>                                     | <b>12</b> |
| 5.1      | Device calibration                                       | 13        |
| 5.2      | 8-bit or 12-bit data                                     | 13        |
| 5.3      | Low-power modes vs. high-resolution modes                | 13        |
| 5.4      | Auto-wake/sleep mode                                     | 13        |
| 5.5      | Freefall and motion detection                            | 13        |
| 5.6      | Transient detection                                      | 14        |
| 5.7      | Pulse detection  | 14        |
| 5.8      | Orientation detection                                    | 14        |
| 5.9      | Interrupt register configurations                        | 16        |
| 5.10     | Serial I <sup>2</sup> C interface                        | 16        |
| <b>6</b> | <b>Register Descriptions</b>                             | <b>19</b> |
| 6.1      | Data registers   | 20        |
| 6.2      | Portrait/landscape embedded function registers           | 25        |
| 6.3      | Motion and freefall embedded function registers          | 27        |
| 6.4      | Transient (HPF) acceleration detection                   | 32        |
| 6.5      | Single, double and directional pulse-detection registers | 34        |
| 6.6      | Auto-wake/sleep detection                                | 39        |
| 6.7      | Control registers  | 40        |
| 6.8      | User offset correction registers                         | 43        |
| <b>7</b> | <b>Printed Circuit Board Layout and Device Mounting</b>  | <b>47</b> |
| 7.1      | Printed circuit board layout                             | 47        |
| 7.2      | Overview of soldering considerations                     | 48        |
| 7.3      | Halogen content  | 48        |
| <b>8</b> | <b>Package Information</b>                               | <b>49</b> |
| 8.1      | Tape and reel information                                | 49        |
| 8.2      | Package description                                      | 50        |
| <b>9</b> | <b>Revision History</b>                                  | <b>53</b> |

## Related documentation

The MMA8452Q device features and operations are described in a variety of reference manuals, user guides, and application notes. To find the most-current versions of these documents:

1. Go to the NXP homepage at:

<http://www.nxp.com/>

2. In the ALL search box at the top of the page, enter the device number MMA8452Q.
3. Click the Documents link.

# 1 Block Diagram and Pin Description




Figure 1. Block diagram




Figure 2. Direction of the detectable accelerations

Figure 3 shows the device configuration in the six different orientation modes. These orientations are defined as the following: PU = portrait up, LR = landscape right, PD = portrait down, LL = landscape left, back and front side views. There are several registers to configure the orientation detection and are described in detail in the register setting section.




Figure 3. Landscape/portrait orientation




Figure 4. Application diagram

**Table 1. Pin descriptions**

| Pin # | Pin name | Description   |
|-------|----------|---|
| 1     | VDDIO    | Internal power supply (1.62 V to 3.6 V)   |
| 2     | BYP      | Bypass capacitor (0.1 $\mu$ F)  |
| 3     | DNC      | Do not connect to anything, leave pin isolated and floating.  |
| 4     | SCL      | I <sup>2</sup> C serial clock, open drain   |
| 5     | GND      | Connect to ground   |
| 6     | SDA      | I <sup>2</sup> C serial data  |
| 7     | SA0      | I <sup>2</sup> C least significant bit of the device I <sup>2</sup> C address, I <sup>2</sup> C 7-bit address = 0x1C (SA0 = 0), 0x1D (SA0 = 1). |
| 8     | NC       | Internally not connected  |
| 9     | INT2     | Inertial interrupt 2, output pin  |
| 10    | GND      | Connect to ground   |
| 11    | INT1     | Inertial interrupt 1, output pin  |
| 12    | GND      | Connect to ground   |
| 13    | NC       | Internally not connected  |
| 14    | VDD      | Power supply (1.95 V to 3.6 V)  |
| 15    | NC       | Internally not connected  |
| 16    | NC       | Internally not connected (can be GND or VDD)  |

The device power is supplied through VDD line. Power supply decoupling capacitors (100 nF ceramic plus 4.7  $\mu$ F bulk, or a single 4.7  $\mu$ F ceramic) should be placed as near as possible to the pins 1 and 14 of the device.

The control signals SCL, SDA, and SA0 are not tolerant of voltages more than VDDIO + 0.3 V. If VDDIO is removed, the control signals SCL, SDA, and SA0 will clamp any logic signals with their internal ESD protection diodes.

The functions, the threshold and the timing of the two interrupt pins (INT1 and INT2) are user programmable through the I<sup>2</sup>C interface. The SDA and SCL I<sup>2</sup>C connections are open drain and therefore require a pullup resistor as shown in the application diagram in [Figure 4](#).

## 2 Mechanical and Electrical Specifications

### 2.1 Mechanical characteristics

Table 2. Mechanical characteristics @ VDD = 2.5 V, VDDIO = 1.8 V, T = 25 °C unless otherwise noted.

| Parameter  | Test conditions               | Symbol           | Min   | Typ                | Max         | Unit                |
|--|-------------------------------|------------------|-------|--------------------|-------------|---------------------|
| Measurement range <sup>(1)</sup>                             | FS[1:0] set to 00<br>2 g mode | FS               | —     | ±2                 | —           | g                   |
|  | FS[1:0] set to 01<br>4 g mode |                  | —     | ±4                 | —           |                     |
|  | FS[1:0] set to 10<br>8 g mode |                  | —     | ±8                 | —           |                     |
| Sensitivity  | FS[1:0] set to 00<br>2 g mode | So               | —     | 1024               | —           | counts/g            |
|  | FS[1:0] set to 01<br>4 g mode |                  | —     | 512                | —           |                     |
|  | FS[1:0] set to 10<br>8 g mode |                  | —     | 256                | —           |                     |
| Sensitivity accuracy <sup>(2)</sup>                          | —                             | Soa              | —     | ±2.64              | —           | %                   |
| Sensitivity change vs. temperature                           | FS[1:0] set to 00<br>2 g mode | TCS <sub>o</sub> | —     | ±0.008             | —           | %/ <sup>o</sup> C   |
|  | FS[1:0] set to 01<br>4 g mode |                  | —     |                    | —           |                     |
|  | FS[1:0] set to 10<br>8 g mode |                  | —     |                    | —           |                     |
| Zero-g level offset accuracy <sup>(3)</sup>                  | FS[1:0] 2 g, 4 g, 8 g         | TyOff            | —     | ±17                | —           | mg                  |
| Zero-g level offset accuracy post-board mount <sup>(4)</sup> | FS[1:0] 2 g, 4 g, 8 g         | TyOffPBM         | —     | ±20                | —           | mg                  |
| Zero-g level change vs. temperature                          | −40 °C to 85 °C               | TCOff            | —     | ±0.15              | —           | mg/ <sup>o</sup> C  |
| Self-test output change <sup>(5)</sup><br>X<br>Y<br>Z        | FS[1:0] set to 0<br>4 g mode  | Vst              | —     | +44<br>+61<br>+392 | —<br>—<br>— | LSB                 |
| ODR accuracy<br>2-MHz clock                                  | —                             | —                | —     | ±2                 | —           | %                   |
| Output data bandwidth  | —                             | BW               | ODR/3 | —                  | ODR/2       | Hz                  |
| Output noise   | Normal mode ODR = 400 Hz      | Noise            | —     | 126                | —           | µg/ <sup>√</sup> Hz |
| Output noise low-noise mode <sup>(1)</sup>                   | Normal mode ODR = 400 Hz      | Noise            | —     | 99                 | —           | µg/ <sup>√</sup> Hz |
| Operating temperature range                                  | —                             | Top              | −40   | —                  | +85         | °C                  |

1. Dynamic range is limited to 4 g when the low-noise bit in register 0x2A, bit 2 is set.

2. Sensitivity remains in spec as stated, but changing oversampling mode to low power causes 3% sensitivity shift. This behavior is also seen when changing from 800 Hz to any other data rate in the normal, low noise + low power or high resolution mode.

3. Before board mount.

4. Post-board mount offset specifications are based on an 8-layer PCB, relative to 25°C.

5. Self-test is one direction only.

## 2.2 Electrical characteristics

**Table 3. Electrical characteristics @ VDD = 2.5 V, VDDIO = 1.8 V, T = 25 °C unless otherwise noted.**

| Parameter  | Test conditions   | Symbol               | Min       | Typ          | Max       | Unit |
|--|---|----------------------|-----------|--------------|-----------|------|
| Supply voltage   | —   | VDD <sup>(1)</sup>   | 1.95      | 2.5          | 3.6       | V    |
| Interface supply voltage   | —   | VDDIO <sup>(1)</sup> | 1.62      | 1.8          | 3.6       | V    |
| Low-power mode   | ODR = 1.56 Hz   | I <sub>ddLP</sub>    | —         | 6            | —         | μA   |
|  | ODR = 6.25 Hz   |                      | —         | 6            | —         |      |
|  | ODR = 12.5 Hz   |                      | —         | 6            | —         |      |
|  | ODR = 50 Hz   |                      | —         | 14           | —         |      |
|  | ODR = 100 Hz  |                      | —         | 24           | —         |      |
|  | ODR = 200 Hz  |                      | —         | 44           | —         |      |
|  | ODR = 400 Hz  |                      | —         | 85           | —         |      |
| Normal mode  | ODR = 1.56 Hz   | I <sub>dd</sub>      | —         | 24           | —         | μA   |
|  | ODR = 6.25 Hz   |                      | —         | 24           | —         |      |
|  | ODR = 12.5 Hz   |                      | —         | 24           | —         |      |
|  | ODR = 50 Hz   |                      | —         | 24           | —         |      |
|  | ODR = 100 Hz  |                      | —         | 44           | —         |      |
|  | ODR = 200 Hz  |                      | —         | 85           | —         |      |
|  | ODR = 400 Hz  |                      | —         | 165          | —         |      |
| Current during boot sequence, 0.5 mSec max duration using recommended bypass cap | VDD = 2.5 V   | I <sub>dd Boot</sub> | —         | —            | 1         | mA   |
| Value of capacitor on BYP pin  | −40 °C 85 °C  | Cap                  | 75        | 100          | 470       | nF   |
| Standby mode current @ 25 °C   | VDD = 2.5 V, VDDIO = 1.8 V, standby mode  | I <sub>ddStby</sub>  | —         | 1.8          | 5         | μA   |
| Digital high-level input voltage<br>SCL, SDA, SA0                                | —   | V <sub>IH</sub>      | 0.7*VDDIO | —            | —         | V    |
| Digital low-level input voltage<br>SCL, SDA, SA0                                 | —   | V <sub>IL</sub>      | —         | —            | 0.3*VDDIO | V    |
| High-level output voltage<br>INT1, INT2  | I <sub>O</sub> = 500 μA   | V <sub>OH</sub>      | 0.9*VDDIO | —            | —         | V    |
| Low-level output voltage<br>INT1, INT2   | I <sub>O</sub> = 500 μA   | V <sub>OL</sub>      | —         | —            | 0.1*VDDIO | V    |
| Low-level output voltage<br>SDA  | I <sub>O</sub> = 500 μA   | V <sub>OLS</sub>     | —         | —            | 0.1*VDDIO | V    |
| Power on ramp time   | —   |                      | 0.001     | —            | 1000      | ms   |
| Boot time  | Time from VDDIO on and VDD > VDD min until I <sup>2</sup> C is ready for operation, C <sub>byp</sub> = 100 nF | T <sub>bt</sub>      | —         | 350          | 500       | μs   |
| Turn-on time <sup>(2)</sup>  | Time to obtain valid data from standby mode to active mode.   | T <sub>on1</sub>     | —         | 2/ODR + 1 ms |           | s    |
| Turn-on time   | Time to obtain valid data from valid voltage applied.   | T <sub>on2</sub>     | —         | 2/ODR + 2 ms |           | —    |
| Operating temperature range  | —   | T <sub>op</sub>      | −40       | —            | +85       | °C   |

1. There is no requirement for power supply sequencing. The VDDIO input voltage can be higher than the VDD input voltage.

2. Note the first sample is typically not very precise. Depending on ODR/MODS setting, a minimum of three samples is recommended for full precision.



## 2.3 I<sup>2</sup>C interface characteristics

Table 4. I<sup>2</sup>C slave timing values<sup>(1)</sup>

| Parameter   | Symbol              | I <sup>2</sup> C fast-mode             |                    | Unit |
|---|---------------------|--|--------------------|------|
|   |                     | Min                                    | Max                |      |
| SCL clock frequency   | f <sub>SCL</sub>    | 0                                      | 400                | kHz  |
| Bus-free time between stop and start condition  | t <sub>BUF</sub>    | 1.3                                    | —                  | μs   |
| (Repeated) start hold time  | t <sub>HD;STA</sub> | 0.6                                    | —                  | μs   |
| Repeated start setup time   | t <sub>SU;STA</sub> | 0.6                                    | —                  | μs   |
| Stop condition setup time   | t <sub>SU;STO</sub> | 0.6                                    | —                  | μs   |
| SDA data hold time  | t <sub>HD;DAT</sub> | 0.05                                   | 0.9 <sup>(2)</sup> | μs   |
| SDA setup time  | t <sub>SU;DAT</sub> | 100                                    | —                  | ns   |
| SCL clock low time  | t <sub>LOW</sub>    | 1.3                                    | —                  | μs   |
| SCL clock high time   | t <sub>HIGH</sub>   | 0.6                                    | —                  | μs   |
| SDA and SCL rise time   | t <sub>r</sub>      | 20 + 0.1 C <sub>b</sub> <sup>(3)</sup> | 300                | ns   |
| SDA and SCL fall time   | t <sub>f</sub>      | 20 + 0.1 C <sub>b</sub> <sup>(3)</sup> | 300                | ns   |
| SDA valid time <sup>(4)</sup>   | t <sub>VD;DAT</sub> | —                                      | 0.9 <sup>(2)</sup> | μs   |
| SDA valid acknowledge time <sup>(5)</sup>   | t <sub>VD;ACK</sub> | —                                      | 0.9 <sup>(2)</sup> | μs   |
| Pulse width of spikes on SDA and SCL that must be suppressed by internal input filter | t <sub>SP</sub>     | 0                                      | 50                 | ns   |
| Capacitive load for each bus line   | C <sub>b</sub>      | —                                      | 400                | pF   |

1. All values referred to V<sub>IH(min)</sub> (0.3 V<sub>DD</sub>) and V<sub>IL(max)</sub> (0.7 V<sub>DD</sub>) levels.

2. This device does not stretch the low period (t<sub>LOW</sub>) of the SCL signal.

3. C<sub>b</sub> = total capacitance of one bus line in pF.

4. t<sub>VD;DAT</sub> = time for data signal from SCL low to SDA output (high or low, depending on which one is worse).

5. t<sub>VD;ACK</sub> = time for acknowledgement signal from SCL low to SDA output (high or low, depending on which one is worse).




Figure 5. I<sup>2</sup>C slave timing diagram

## 2.4 Absolute maximum ratings

Stresses above those listed as *absolute maximum ratings* may cause permanent damage to the device. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 5. Maximum ratings

| Rating   | Symbol            | Value                           | Unit |
|--|-------------------|---------------------------------|------|
| Maximum acceleration (all axes, 100 $\mu$ s)     | $g_{max}$         | 5,000                           | $g$  |
| Supply voltage                                   | V <sub>DD</sub>   | -0.3 to + 3.6                   | V    |
| Input voltage on any control pin (SA0, SCL, SDA) | V <sub>in</sub>   | -0.3 to V <sub>DDIO</sub> + 0.3 | V    |
| Drop test  | D <sub>drop</sub> | 1.8                             | m    |
| Operating temperature range                      | T <sub>OP</sub>   | -40 to +85                      | °C   |
| Storage temperature range                        | T <sub>STG</sub>  | -40 to +125                     | °C   |

Table 6. ESD and latchup protection characteristics

| Rating                      | Symbol | Value      | Unit |
|-----------------------------|--------|------------|------|
| Human body model            | HBM    | $\pm$ 2000 | V    |
| Machine model               | MM     | $\pm$ 200  | V    |
| Charge device model         | CDM    | $\pm$ 500  | V    |
| Latchup current at T = 85°C | —      | $\pm$ 100  | mA   |



This device is sensitive to mechanical shock. Improper handling can cause permanent damage of the part or cause the part to otherwise fail.



This device is sensitive to ESD, improper handling can cause permanent damage to the part.

## **3 Terminology**

### **3.1 Sensitivity**

The sensitivity is represented in counts/*g*. In 2 *g* mode the sensitivity is 1024 counts/*g*. In 4 *g* mode the sensitivity is 512 counts/*g* and in 8 *g* mode the sensitivity is 256 counts/*g*.

### **3.2 Zero-*g* offset**

Zero-*g* offset (TyOff) describes the deviation of an actual output signal from the ideal output signal if the sensor is stationary. A sensor stationary on a horizontal surface will measure 0 *g* in X-axis and 0 *g* in Y-axis whereas the Z-axis will measure 1 *g*. The output is ideally in the middle of the dynamic range of the sensor (content of OUT registers 0x00, data expressed as 2's complement number). A deviation from ideal value in this case is called zero-*g* offset. Offset is to some extent a result of stress on the MEMS sensor and therefore the offset can slightly change after mounting the sensor onto a printed circuit board or exposing it to extensive mechanical stress.

### **3.3 Self-test**

Self-test checks the transducer functionality without external mechanical stimulus. When self-test is activated, an electrostatic actuation force is applied to the sensor, simulating a small acceleration. In this case, the sensor outputs will exhibit a change in their DC levels which are related to the selected full scale through the device sensitivity. When self-test is activated, the device output level is given by the algebraic sum of the signals produced by the acceleration acting on the sensor and by the electrostatic test-force.

## 4 System Modes (SYSMOD)




Figure 6. MMA8452Q mode transition diagram

Table 7. Mode of operation description

| Mode                   | I <sup>2</sup> C bus state                 | VDD                           | Function description   |
|------------------------|--|-------------------------------|--|
| OFF                    | Powered down                               | < 1.8 V<br>VDDIO Can be > VDD | <ul style="list-style-type: none"> <li>The device is powered off.</li> <li>All analog and digital blocks are shutdown.</li> <li>I<sup>2</sup>C bus inhibited.</li> </ul>   |
| Standby                | I <sup>2</sup> C communication is possible | > 1.8 V                       | <ul style="list-style-type: none"> <li>Only digital blocks are enabled. analog subsystem is disabled.</li> <li>Internal clocks disabled.</li> <li>Registers accessible for read/write.</li> <li>Device is configured in standby mode.</li> </ul> |
| Active<br>(wake/sleep) | I <sup>2</sup> C communication is possible | > 1.8 V                       | <ul style="list-style-type: none"> <li>All blocks are enabled (digital, analog).</li> </ul>  |

All register contents are preserved when transitioning from active to standby mode. Some registers are reset when transitioning from standby to active. These are all noted in the device memory map register table. The sleep and wake modes are active modes. For more information on how to use the sleep and wake modes and how to transition between these modes, please refer to the functionality section of this document.

## 5 Functionality

The MMA8452Q is a low-power, digital output 3-axis linear accelerometer with a I<sup>2</sup>C interface and embedded logic used to detect events and notify an external microprocessor over interrupt lines. The functionality includes the following:

- 8-bit or 12-bit data which includes high-pass filtered data
- Four different oversampling options for compromising between resolution and current consumption based on application requirements
- Additional low-noise mode that functions independently of the oversampling modes for higher resolution
- Low-power and auto-wake/sleep modes for conservation of current consumption
- Single-/double-pulse with directional information one channel
- Motion detection with directional information or freefall one channel
- Transient detection based on a high-pass filter and settable threshold for detecting the change in acceleration above a threshold with directional information one channel
- Portrait/landscape detection with trip points fixed at 30° and 60° for smooth transitions between orientations.

All functionality is available in 2 g, 4 g or 8 g dynamic ranges. There are many configuration settings for enabling all the different functions. Separate application notes have been provided to help configure the device for each embedded functionality.

**Table 8. Features of the MMA845xQ devices**

| Feature list   | MMA8451Q | MMA8452Q | MMA8453Q |
|--|----------|----------|----------|
| Digital resolution (bits)  | 14       | 12       | 10       |
| Digital sensitivity (counts/g)   | 4096     | 1024     | 256      |
| Data-ready interrupt   | Yes      | Yes      | Yes      |
| Single-pulse interrupt   | Yes      | Yes      | Yes      |
| Double-pulse interrupt   | Yes      | Yes      | Yes      |
| Directional-pulse interrupt  | Yes      | Yes      | Yes      |
| Auto-wake  | Yes      | Yes      | Yes      |
| Auto-sleep   | Yes      | Yes      | Yes      |
| Freefall interrupt   | Yes      | Yes      | Yes      |
| 32-level FIFO  | Yes      | No       | No       |
| High-pass filter   | Yes      | Yes      | Yes      |
| Low-pass filter  | Yes      | Yes      | Yes      |
| Orientation detection portrait/landscape = 30°, landscape to portrait = 60°, and fixed 45° threshold | Yes      | Yes      | Yes      |
| Programmable orientation detection   | Yes      | No       | No       |
| Motion interrupt with direction  | Yes      | Yes      | Yes      |
| Transient detection with high-pass filter  | Yes      | Yes      | Yes      |
| Low-power mode   | Yes      | Yes      | Yes      |

## 5.1 Device calibration

The device interface is factory calibrated for sensitivity and zero-*g* offset for each axis. The trim values are stored in non-volatile memory (NVM). On power-up, the trim parameters are read from NVM and applied to the circuitry. In normal use, further calibration in the end application is not necessary. However, the MMA8452Q allows the user to adjust the zero-*g* offset for each axis after power-up, changing the default offset values. The user offset adjustments are stored in six volatile registers. For more information on device calibration, refer to application note, AN4069.

## 5.2 8-bit or 12-bit data

The measured acceleration data is stored in the OUT\_X\_MSB, OUT\_X\_LSB, OUT\_Y\_MSB, OUT\_Y\_LSB, OUT\_Z\_MSB, and OUT\_Z\_LSB registers as 2's complement 12-bit numbers. The most significant 8-bits of each axis are stored in OUT\_X (Y, Z)\_MSB, so applications needing only 8-bit results can use these three registers and ignore OUT\_X,Y,Z\_LSB. To do this, the F\_READ bit in CTRL\_REG1 must be set. When the F\_READ bit is cleared, the fast-read mode is disabled.

When the full-scale is set to 2 *g*, the measurement range is  $-2\text{ g}$  to  $+1.999\text{ g}$ , and each count corresponds to  $1\text{ g}/1024$  (1 mg) at 12-bits resolution. When the full-scale is set to 8 *g*, the measurement range is  $-8\text{ g}$  to  $+7.996\text{ g}$ , and each count corresponds to  $1\text{ g}/256$  (3.9 mg) at 12-bits resolution. The resolution is reduced by a factor of 16 if only the 8-bit results are used. For more information on the data manipulation between data formats and modes, refer to NXP application note AN4076. There is a device driver available that can be used with the Sensor Toolbox demo board (LFSTBEB8451, 2, 3Q).

## 5.3 Low-power modes vs. high-resolution modes

The MMA8452Q can be optimized for lower power modes or for higher resolution of the output data. High resolution is achieved by setting the LNOISE bit in register 0x2A. This improves the resolution but be aware that the dynamic range is limited to 4 *g* when this bit is set. This will affect all internal functions and reduce noise. Another method for improving the resolution of the data is by oversampling. One of the oversampling schemes of the data can be activated when MODS = 10 in register 0x2B which will improve the resolution of the output data only. The highest resolution is achieved at 1.56 Hz.

There is a trade-off between low power and high resolution. Low power can be achieved when the oversampling rate is reduced. The lowest power is achieved when MODS = 11 or when the sample rate is set to 1.56 Hz. For more information on how to configure the MMA8452Q in low-power mode or high-resolution mode and to realize the benefits, refer to NXP application note AN4075.

## 5.4 Auto-wake/sleep mode

The MMA8452Q can be configured to transition between sample rates (with their respective current consumption) based on four of the interrupt functions of the device. The advantage of using the auto-wake/sleep is that the system can automatically transition to a higher sample rate (higher current consumption) when needed but spends the majority of the time in the sleep mode (lower current) when the device does not require higher sampling rates. Auto-wake refers to the device being triggered by one of the interrupt functions to transition to a higher sample rate. This may also interrupt the processor to transition from a sleep mode to a higher power mode.

Sleep mode occurs after the accelerometer has not detected an interrupt for longer than the user definable time-out period. The device will transition to the specified lower sample rate. It may also alert the processor to go into a lower power mode to save on current during this period of inactivity.

The interrupts that can wake the device from sleep are the following: pulse detection, orientation detection, motion/freefall, and transient detection. Refer to AN4074, for more detailed information for configuring the auto-wake/sleep.

## 5.5 Freefall and motion detection

MMA8452Q has flexible interrupt architecture for detecting either a freefall or a motion. Freefall can be enabled where the set threshold must be less than the configured threshold, or motion can be enabled where the set threshold must be greater than the threshold. The motion configuration has the option of enabling or disabling a high-pass filter to eliminate tilt data (static offset). The freefall does not use the high-pass filter. For details on the freefall and motion detection with specific application examples and recommended configuration settings, refer to NXP application note AN4070.

### 5.5.1 Freefall detection

The detection of *freefall* involves the monitoring of the X, Y, and Z axes for the condition where the acceleration magnitude is **below** a user specified threshold for a user definable amount of time. Normally, the usable threshold ranges are between  $\pm 100\text{ mg}$  and  $\pm 500\text{ mg}$ .

## 5.5.2 Motion detection

Motion is often used to simply alert the main processor that the device is currently in use. When the acceleration exceeds a set threshold the motion interrupt is asserted. A motion can be a fast moving shake or a slow moving tilt. This will depend on the threshold and timing values configured for the event. The motion detection function can analyze static acceleration changes or faster jolts. For example, to detect that an object is spinning, all three axes would be enabled with a threshold detection of  $> 2 g$ . This condition would need to occur for a minimum of 100 ms to ensure that the event wasn't just noise. The timing value is set by a configurable debounce counter. The debounce counter acts like a filter to determine whether the condition exists for configurable set of time (i.e., 100 ms or longer). There is also directional data available in the source register to detect the direction of the motion. This is useful for applications such as directional shake or flick, which assists with the algorithm for various gesture detections.

## 5.6 Transient detection

The MMA8452Q has a built-in high-pass filter. Acceleration data goes through the high-pass filter, eliminating the offset (DC) and low frequencies. The high-pass filter cutoff frequency can be set by the user to four different frequencies which are dependent on the output data rate (ODR). A higher cutoff frequency ensures the DC data or slower moving data will be filtered out, allowing only the higher frequencies to pass. The embedded transient detection function uses the high-pass filtered data allowing the user to set the threshold and debounce counter. The transient detection feature can be used in the same manner as the motion detection by bypassing the high-pass filter. There is an option in the configuration register to do this. This adds more flexibility to cover various customer use cases.

Many applications use the accelerometer's static acceleration readings (i.e., tilt) which measure the change in acceleration due to gravity only. These functions benefit from acceleration data being filtered with a low-pass filter where high-frequency data is considered noise. However, there are many functions where the accelerometer must analyze dynamic acceleration. Functions such as tap, flick, shake and step counting are based on the analysis of the change in the acceleration. It is simpler to interpret these functions dependent on dynamic acceleration data when the static component has been removed. The transient detection function can be routed to either interrupt pin through bit 5 in CTRL\_REG5 register (0x2E). registers 0x1D to 0x20 are the dedicated transient detection configuration registers. The source register contains directional data to determine the direction of the acceleration, either positive or negative. For details on the benefits of the embedded transient detection function along with specific application examples and recommended configuration settings, please refer to NXP application note AN4071.

## 5.7 Pulse detection

The MMA8452Q has embedded single/double and directional pulse detection. This function has various customizing timers for setting the pulse time width and the latency time between pulses. There are programmable thresholds for all three axes. The pulse detection can be configured to run through the high-pass filter and also through a low-pass filter, which provides more customizing and tunable pulse-detection schemes. The status register provides updates on the axes where the event was detected and the direction of the tap. For more information on how to configure the device for pulse detection, please refer to NXP application note AN4072.

## 5.8 Orientation detection

The MMA8452Q has an orientation detection algorithm with the ability to detect all six orientations. The transition from portrait to landscape is fixed with a  $45^\circ$  threshold angle and a  $\pm 14^\circ$  hysteresis angle. This allows the for a smooth transition from portrait to landscape at approximately  $30^\circ$  and then from landscape to portrait at approximately  $60^\circ$ .

The angle at which the device no longer detects the orientation change is referred to as the *Z-lockout angle*. The device operates down to  $29^\circ$  from the flat position. All angles are accurate to  $\pm 2^\circ$ .

For further information on the orientation detection function refer to NXP application note AN4068.

Figure 8 shows the definitions of the trip angles going from landscape to portrait (A) and then also from portrait to landscape (B).




Figure 7. Landscape/portrait orientation




Figure 8. Illustration of landscape to portrait transition (A) and portrait to landscape transition (B)

Figure 9 illustrates the Z-angle lockout region. When lifting the device upright from the flat position it will be active for orientation detection as low as 29° from flat.




Figure 9. Illustration of Z-tilt angle lockout transition



## 5.9 Interrupt register configurations

There are six configurable interrupts in the MMA8452Q: data-ready, motion/freefall, pulse, orientation, transient, and auto-sleep events. These six interrupt sources can be routed to one of two interrupt pins. The interrupt source must be enabled and configured. If the event flag is asserted because the event condition is detected, the corresponding interrupt pin, INT1 or INT2, will assert.




Figure 10. System interrupt generation block diagram

## 5.10 Serial I<sup>2</sup>C interface

Acceleration data may be accessed through an I<sup>2</sup>C interface thus making the device particularly suitable for direct interfacing with a microcontroller. The MMA8452Q features an interrupt signal which indicates when a new set of measured acceleration data is available thus simplifying data synchronization in the digital system that uses the device. The MMA8452Q may also be configured to generate other interrupt signals accordingly to the programmable embedded functions of the device for motion, freefall, transient, orientation, and pulse.

The registers embedded inside the MMA8452Q are accessed through the I<sup>2</sup>C serial interface (Table 9). To enable the I<sup>2</sup>C interface, VDDIO line must be tied high (i.e., to the interface supply voltage). If VDD is not present and VDDIO is present, the MMA8452Q is in off mode and communications on the I<sup>2</sup>C interface are ignored. The I<sup>2</sup>C interface may be used for communications between other I<sup>2</sup>C devices and the MMA8452Q does not affect the I<sup>2</sup>C bus.

Table 9. Serial interface pin description

| Pin name | Pin description  |
|----------|--|
| SCL      | I <sup>2</sup> C serial clock                                |
| SDA      | I <sup>2</sup> C serial data                                 |
| SA0      | I <sup>2</sup> C least significant bit of the device address |

There are two signals associated with the I<sup>2</sup>C bus; the serial clock line (SCL) and the serial data line (SDA). The latter is a bidirectional line used for sending and receiving the data to/from the interface. External pullup resistors connected to VDDIO are expected for SDA and SCL. When the bus is free both the lines are high. The I<sup>2</sup>C interface is compliant with fast mode (400 kHz), and normal mode (100 kHz) I<sup>2</sup>C standards (Table 5).

## 5.10.1 I<sup>2</sup>C operation

The transaction on the bus is started through a start condition (start) signal. Start condition is defined as a high to low transition on the data line while the SCL line is held high. After start has been transmitted by the master, the bus is considered busy. The next byte of data transmitted after start contains the slave address in the first seven bits, and the eighth bit tells whether the master is receiving data from the slave or transmitting data to the slave. When an address is sent, each device in the system compares the first seven bits after a start condition with its address. If they match, the device considers itself addressed by the master. The 9th clock pulse, following the slave address byte (and each subsequent byte) is the acknowledge (ACK). The transmitter must release the SDA line during the ACK period. The receiver must then pull the data line low so that it remains stable low during the high period of the acknowledge clock period.

A low to high transition on the SDA line while the SCL line is high is defined as a stop condition (stop). A data transfer is always terminated by a stop. A master may also issue a repeated start during a data transfer. The MMA8452Q expects repeated starts to be used to randomly read from specific registers.

The MMA8452Q's standard slave address is a choice between the two sequential addresses 0011100 and 0011101. The selection is made by the high- and low-logic level of the SA0 (pin 7) input respectively. The slave addresses are factory programmed and alternate addresses are available at customer request. The format is shown in [Table 10](#).

### Single-byte read

The MMA8452Q has an internal ADC that can sample, convert and return sensor data on request. The transmission of an 8-bit command begins on the falling edge of SCL. After the eight clock cycles are used to send the command, note that the data returned is sent with the MSB first once the data is received. [Figure 11](#) shows the timing diagram for the accelerometer 8-bit I<sup>2</sup>C read operation. The master (or MCU) transmits a start condition (ST) to the MMA8452Q, slave address (\$1D), with the R/W bit set to '0' for a write, and the MMA8452Q sends an acknowledgement. Then the master (or MCU) transmits the address of the register to read and the MMA8452Q sends an acknowledgement. The master (or MCU) transmits a repeated start condition (SR) and then addresses the MMA8452Q (\$1D) with the R/W bit set to '1' for a read from the previously selected register. The Slave then acknowledges and transmits the data from the requested register. The master does not acknowledge (NAK) the transmitted data, but transmits a stop condition to end the data transfer.

### Multiple-byte read

When performing a multi-byte read or *burst read*, the MMA8452Q automatically increments the received register address commands after a read command is received. Therefore, after following the steps of a single-byte read, multiple bytes of data can be read from sequential registers after each MMA8452Q acknowledgment (AK) is received until a no acknowledge (NAK) occurs from the master followed by a stop condition (SP) signaling an end of transmission.

### Single-byte write

To start a write command, the master transmits a start condition (ST) to the MMA8452Q, slave address (\$1D) with the R/W bit set to '0' for a write, the MMA8452Q sends an acknowledgement. Then the master (MCU) transmits the address of the register to write to, and the MMA8452Q sends an acknowledgement. Then the master (or MCU) transmits the 8-bit data to write to the designated register and the MMA8452Q sends an acknowledgement that it has received the data. Since this transmission is complete, the master transmits a stop condition (SP) to the data transfer. The data sent to the MMA8452Q is now stored in the appropriate register.

### Multiple-byte write


The MMA8452Q automatically increments the received register address commands after a write command is received. Therefore, after following the steps of a single-byte write, multiple bytes of data can be written to sequential registers after each MMA8452Q acknowledgment (ACK) is received.

**Table 10. I<sup>2</sup>C device address sequence**


| Command | [7:2]<br>Device address | [1]<br>SA0 | [7:1]<br>Device address | R/W | [7:0]<br>8-bit final value |
|---------|-------------------------|------------|-------------------------|-----|----------------------------|
| Read    | 001110                  | 0          | 0x1C                    | 1   | 0x39                       |
| Write   | 001110                  | 0          | 0x1C                    | 0   | 0x38                       |
| Read    | 001110                  | 1          | 0x1D                    | 1   | 0x3B                       |
| Write   | 001110                  | 1          | 0x1D                    | 0   | 0x3A                       |

## I<sup>2</sup>C data sequence diagrams


### < Single-byte read >




### < Multiple-byte read >



### < Single-byte write >



### < Multiple-byte write >



#### Legend

ST: Start condition

SP: Stop condition

NAK: No acknowledge

W: Write = 0

SR: Repeated start condition

AK: Acknowledge

R: Read = 1

Figure 11. I<sup>2</sup>C data sequence diagrams

## 6 Register Descriptions

Table 11. Register address map

| Name                               | Type | Register address | Auto-increment address |            | Default  | Hex value | Comment  |
|------------------------------------|------|------------------|------------------------|------------|----------|-----------|--|
|                                    |      |                  | F_READ = 0             | F_READ = 1 |          |           |  |
| STATUS <sup>(1)(2)</sup>           | R    | 0x00             | 0x01                   |            | 00000000 | 0x00      | Real time status                               |
| OUT_X_MSB <sup>(1)(2)</sup>        | R    | 0x01             | 0x02                   | 0x03       | Output   | —         | [7:0] are 8 MSBs of 12-bit sample.             |
| OUT_X_LSB <sup>(1)(2)</sup>        | R    | 0x02             | 0x03                   | 0x00       | Output   | —         | [7:4] are 4 LSBs of 12-bit sample.             |
| OUT_Y_MSB <sup>(1)(2)</sup>        | R    | 0x03             | 0x04                   | 0x05       | Output   | —         | [7:0] are 8 MSBs of 12-bit sample.             |
| OUT_Y_LSB <sup>(1)(2)</sup>        | R    | 0x04             | 0x05                   | 0x00       | Output   | —         | [7:4] are 4 LSBs of 12-bit sample.             |
| OUT_Z_MSB <sup>(1)(2)</sup>        | R    | 0x05             | 0x06                   | 0x00       | Output   | —         | [7:0] are 8 MSBs of 12-bit sample.             |
| OUT_Z_LSB <sup>(1)(2)</sup>        | R    | 0x06             | 0x00                   |            | Output   | —         | [7:4] are 4 LSBs of 12-bit sample.             |
| Reserved                           | R    | 0x07             | —                      |            | —        | —         | Reserved. Read return 0x00.                    |
| Reserved                           | R    | 0x08             | —                      |            | —        | —         | Reserved. Read return 0x00.                    |
| SYSMOD                             | R    | 0x0B             | 0x0C                   |            | 00000000 | 0x00      | Current System mode                            |
| INT_SOURCE <sup>(1)(2)</sup>       | R    | 0x0C             | 0x0D                   |            | 00000000 | 0x00      | Interrupt status                               |
| WHO_AM_I                           | R    | 0x0D             | 0x0E                   |            | 00101010 | 0x2A      | Device ID (0x2A)                               |
| XYZ_DATA_CFG <sup>(3)(4)</sup>     | R/W  | 0x0E             | 0x0F                   |            | 00000000 | 0x00      | HPF data out and dynamic range settings        |
| HP_FILTER_CUTOFF <sup>(3)(4)</sup> | R/W  | 0x0F             | 0x10                   |            | 00000000 | 0x00      | Cutoff frequency is set to 16 Hz @ 800 Hz      |
| PL_STATUS <sup>(1)(2)</sup>        | R    | 0x10             | 0x11                   |            | 00000000 | 0x00      | Landscape/portrait orientation status          |
| PL_CFG <sup>(3)(4)</sup>           | R/W  | 0x11             | 0x12                   |            | 10000000 | 0x80      | Landscape/portrait configuration.              |
| PL_COUNT <sup>(3)(4)</sup>         | R    | 0x12             | 0x13                   |            | 00000000 | 0x00      | Landscape/portrait debounce counter            |
| PL_BF_ZCOMP <sup>(3)(4)</sup>      | R    | 0x13             | 0x14                   |            | 01000100 | 0x44      | Back/front, Z-lock trip threshold              |
| P_L_THS_REG <sup>(3)(4)</sup>      | R    | 0x14             | 0x15                   |            | 10000100 | 0x84      | Portrait to landscape trip angle is 29°        |
| FF_MT_CFG <sup>(3)(4)</sup>        | R/W  | 0x15             | 0x16                   |            | 00000000 | 0x00      | Freefall/motion functional block configuration |
| FF_MT_SRC <sup>(1)(2)</sup>        | R    | 0x16             | 0x17                   |            | 00000000 | 0x00      | Freefall/motion event source register          |
| FF_MT_THS <sup>(3)(4)</sup>        | R/W  | 0x17             | 0x18                   |            | 00000000 | 0x00      | Freefall/motion threshold register             |
| FF_MT_COUNT <sup>(3)(4)</sup>      | R/W  | 0x18             | 0x19                   |            | 00000000 | 0x00      | Freefall/motion debounce counter               |
| Reserved                           | R    | 0x19 - 0x1C      | —                      |            | —        | —         | Reserved. Read return 0x00.                    |
| TRANSIENT_CFG                      | R/W  | 0x1D             | 0x1E                   |            | 00000000 | 0x00      | Transient functional block configuration       |
| TRANSIENT_SRC <sup>(1)(2)</sup>    | R    | 0x1E             | 0x1F                   |            | 00000000 | 0x00      | Transient event status register                |
| TRANSIENT_THS <sup>(3)(4)</sup>    | R/W  | 0x1F             | 0x20                   |            | 00000000 | 0x00      | Transient event threshold                      |
| TRANSIENT_COUNT <sup>(3)(4)</sup>  | R/W  | 0x20             | 0x21                   |            | 00000000 | 0x00      | Transient debounce counter                     |
| PULSE_CFG <sup>(3)(4)</sup>        | R/W  | 0x21             | 0x22                   |            | 00000000 | 0x00      | ELE, Double_XYZ or Single_XYZ                  |
| PULSE_SRC <sup>(1)(2)</sup>        | R    | 0x22             | 0x23                   |            | 00000000 | 0x00      | EA, Double_XYZ or Single_XYZ                   |
| PULSE_THSX <sup>(3)(4)</sup>       | R/W  | 0x23             | 0x24                   |            | 00000000 | 0x00      | X pulse threshold                              |
| PULSE_THSY <sup>(3)(4)</sup>       | R/W  | 0x24             | 0x25                   |            | 00000000 | 0x00      | Y pulse threshold                              |
| PULSE_THSZ <sup>(3)(4)</sup>       | R/W  | 0x25             | 0x26                   |            | 00000000 | 0x00      | Z pulse threshold                              |
| PULSE_TMLT <sup>(3)(4)</sup>       | R/W  | 0x26             | 0x27                   |            | 00000000 | 0x00      | Time limit for pulse                           |
| PULSE_LTCY <sup>(3)(4)</sup>       | R/W  | 0x27             | 0x28                   |            | 00000000 | 0x00      | Latency time for 2 <sup>nd</sup> pulse         |
| PULSE_WIND <sup>(3)(4)</sup>       | R/W  | 0x28             | 0x29                   |            | 00000000 | 0x00      | Window time for 2nd pulse                      |
| ASLP_COUNT <sup>(3)(4)</sup>       | R/W  | 0x29             | 0x2A                   |            | 00000000 | 0x00      | Counter setting for auto-sleep                 |
| CTRL_REG1 <sup>(3)(4)</sup>        | R/W  | 0x2A             | 0x2B                   |            | 00000000 | 0x00      | Data rate, active mode                         |
| CTRL_REG2 <sup>(3)(4)</sup>        | R/W  | 0x2B             | 0x2C                   |            | 00000000 | 0x00      | Sleep enable, OS modes, RST, ST                |
| CTRL_REG3 <sup>(3)(4)</sup>        | R/W  | 0x2C             | 0x2D                   |            | 00000000 | 0x00      | Wake from sleep, IPOL, PP_OD                   |

**Table 11. Register address map (continued)**

| Name                        | Type | Register address | Auto-increment address |            | Default  | Hex value | Comment                       |
|-----------------------------|------|------------------|------------------------|------------|----------|-----------|-------------------------------|
|                             |      |                  | F_READ = 0             | F_READ = 1 |          |           |                               |
| CTRL_REG4 <sup>(3)(4)</sup> | R/W  | 0x2D             | 0x2E                   |            | 00000000 | 0x00      | Interrupt enable register     |
| CTRL_REG5 <sup>(3)(4)</sup> | R/W  | 0x2E             | 0x2F                   |            | 00000000 | 0x00      | Interrupt pin (INT1/INT2) map |
| OFF_X <sup>(3)(4)</sup>     | R/W  | 0x2F             | 0x30                   |            | 00000000 | 0x00      | X-axis offset adjust          |
| OFF_Y <sup>(3)(4)</sup>     | R/W  | 0x30             | 0x31                   |            | 00000000 | 0x00      | Y-axis offset adjust          |
| OFF_Z <sup>(3)(4)</sup>     | R/W  | 0x31             | <b>0x0D</b>            |            | 00000000 | 0x00      | Z-axis offset adjust          |
| Reserved (do not modify)    |      | 0x40 – 7F        | —                      |            | —        | —         | Reserved. Read return 0x00.   |

1. Register contents are reset when transition from standby to active mode occurs.
2. This register data is only valid in active mode.
3. Register contents are preserved when transition from active to standby mode occurs.
4. Modification of this register's contents can only occur when device is standby mode except CTRL\_REG1 active bit and CTRL\_REG2 RST bit.

**Note:** Auto-increment addresses which are not a simple increment are highlighted in **bold**. The auto-increment addressing is only enabled when device registers are read using I<sup>2</sup>C burst-read mode. Therefore the internal storage of the auto-increment address is cleared whenever a stop condition is detected.

## 6.1 Data registers

The following are the data registers for the MMA8452Q. For more information on data manipulation of the MMA8452Q, refer to application note, AN4076.

### 0x00: STATUS data status register (read only)

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| ZYXOW | ZOW   | YOW   | XOW   | ZYXDR | ZDR   | YDR   | XDR   |

**Table 12. STATUS description**

| Field | Description   |
|-------|---|
| ZYXOW | X, Y, Z-axis data overwrite. Default value: 0<br>0: No data overwrite has occurred<br>1: Previous X, Y, or Z data was overwritten by new X, Y, or Z data before it was read |
| ZOW   | Z-axis data overwrite. Default value: 0<br>0: No data overwrite has occurred<br>1: Previous Z-axis data was overwritten by new Z-axis data before it was read               |
| YOW   | Y-axis data overwrite. Default value: 0<br>0: No data overwrite has occurred<br>1: Previous Y-axis data was overwritten by new Y-axis data before it was read               |
| XOW   | X-axis data overwrite. Default value: 0<br>0: No data overwrite has occurred<br>1: Previous X-axis data was overwritten by new X-axis data before it was read               |
| ZYXDR | X, Y, Z-axis new data ready. Default value: 0<br>0: No new set of data ready<br>1: A new set of data is ready   |
| ZDR   | Z-axis new data available. Default value: 0<br>0: No new Z-axis data is ready<br>1: A new Z-axis data is ready  |
| YDR   | Y-axis new data available. Default value: 0<br>0: No new Y-axis data ready<br>1: A new Y-axis data is ready   |
| XDR   | X-axis new data available. Default value: 0<br>0: No new X-axis data ready<br>1: A new X-axis data is ready   |

**ZYXOW** is set whenever a new acceleration data is produced before completing the retrieval of the previous set. This event occurs when the content of at least one acceleration data register (i.e., OUT\_X, OUT\_Y, OUT\_Z) has been overwritten. ZYXOW is cleared when the high-bytes of the acceleration data (OUT\_X\_MSB, OUT\_Y\_MSB, OUT\_Z\_MSB) of all the active channels are read.

**ZOW** is set whenever a new acceleration sample related to the Z-axis is generated before the retrieval of the previous sample. When this occurs the previous sample is overwritten. ZOW is cleared anytime OUT\_Z\_MSB register is read.

**YOW** is set whenever a new acceleration sample related to the Y-axis is generated before the retrieval of the previous sample. When this occurs the previous sample is overwritten. YOW is cleared anytime OUT\_Y\_MSB register is read.

**XOW** is set whenever a new acceleration sample related to the X-axis is generated before the retrieval of the previous sample. When this occurs the previous sample is overwritten. XOW is cleared anytime OUT\_X\_MSB register is read.

**ZYXDR** signals that a new sample for any of the enabled channels is available. ZYXDR is cleared when the high-bytes of the acceleration data (OUT\_X\_MSB, OUT\_Y\_MSB, OUT\_Z\_MSB) of all the enabled channels are read.

**ZDR** is set whenever a new acceleration sample related to the Z-axis is generated. ZDR is cleared anytime OUT\_Z\_MSB register is read.

**YDR** is set whenever a new acceleration sample related to the Y-axis is generated. YDR is cleared anytime OUT\_Y\_MSB register is read.

**XDR** is set whenever a new acceleration sample related to the X-axis is generated. XDR is cleared anytime OUT\_X\_MSB register is read.

**Data registers: 0x01: OUT\_X\_MSB, 0x02: OUT\_X\_LSB, 0x03: OUT\_Y\_MSB, 0x04: OUT\_Y\_LSB, 0x05: OUT\_Z\_MSB, 0x06: OUT\_Z\_LSB**

These registers contain the X-axis, Y-axis, and Z-axis 12-bit output sample data expressed as 2's complement numbers. The sample data output registers store the current sample data.

**0x01: OUT\_X\_MSB: X\_MSB register (read only)**

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| XD11  | XD10  | XD9   | XD8   | XD7   | XD6   | XD5   | XD4   |

**0x02: OUT\_X\_LSB: X\_LSB register (read only)**

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| XD3   | XD2   | XD1   | XD0   | 0     | 0     | 0     | 0     |

**0x03: OUT\_Y\_MSB: Y\_MSB register (read only)**

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| YD11  | YD10  | YD9   | YD8   | YD7   | YD6   | YD5   | YD4   |

**0x04: OUT\_Y\_LSB: Y\_LSB register (read only)**

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| YD3   | YD2   | XD1   | XD0   | 0     | 0     | 0     | 0     |

**0x05: OUT\_Z\_MSB: Z\_MSB register (read only)**

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| ZD11  | ZD10  | ZD9   | ZD8   | ZD7   | ZD6   | ZD5   | ZD4   |

**0x06: OUT\_Z\_LSB: Z\_LSB register (read only)**

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| ZD3   | ZD2   | ZD1   | ZD0   | 0     | 0     | 0     | 0     |

OUT\_X\_MSB, OUT\_X\_LSB, OUT\_Y\_MSB, OUT\_Y\_LSB, OUT\_Z\_MSB, and OUT\_Z\_LSB are stored in the auto-incrementing address range of 0x01 to 0x06 to reduce reading the status followed by 12-bit axis data to seven bytes. If the F\_READ bit is set (0x2A bit 1), auto-increment will skip over LSB registers. This will shorten the data acquisition from seven bytes to four bytes. The LSB registers can only be read immediately following the read access of the corresponding MSB register. A random read access to the LSB registers is not possible. Reading the MSB register and then the LSB register in sequence ensures that both bytes (LSB and MSB) belong to the same data sample, even if a new data sample arrives between reading the MSB and the LSB byte.

### 0x0B: SYSMOD system mode register

The system mode register indicates the current device operating mode. Applications using the auto-sleep/wake mechanism should use this register to synchronize the application with the device operating mode transitions.

#### 0x0B: SYSMOD: system mode register (read only)

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1   | Bit 0   |
|-------|-------|-------|-------|-------|-------|---------|---------|
| 0     | 0     | 0     | 0     | 0     | 0     | SYSMOD1 | SYSMOD0 |

Table 13. SYSMOD description

| Field       | Description  |
|-------------|--|
| SYSMOD[1:0] | System mode. Default value: 00.<br>00: Standby mode<br>01: Wake mode<br>10: Sleep mode |

### 0x0C: INT\_SOURCE system interrupt status register

In the interrupt source register the status of the various embedded features can be determined. The bits that are set (logic '1') indicate which function has asserted an interrupt and conversely the bits that are cleared (logic '0') indicate which function has not asserted or has deasserted an interrupt. **The bits are set by a low to high transition and are cleared by reading the appropriate interrupt source register.** The SRC\_DRDY bit is cleared by reading the X, Y and Z data. It is not cleared by simply reading the status register (0x00).

#### 0x0C: INT\_SOURCE: system interrupt status register (read only)

| Bit 7    | Bit 6 | Bit 5     | Bit 4      | Bit 3     | Bit 2     | Bit 1 | Bit 0    |
|----------|-------|-----------|------------|-----------|-----------|-------|----------|
| SRC_ASLP | 0     | SRC_TRANS | SRC_LNDPRT | SRC_PULSE | SRC_FF_MT | 0     | SRC_DRDY |

Table 14. INT\_SOURCE description

| Field      | Description   |
|------------|---|
| SRC_ASLP   | Auto-sleep/wake interrupt status bit. Default value: 0.<br>Logic '1' indicates that an interrupt event that can cause a wake to sleep or sleep to wake system mode transition has occurred.<br>Logic '0' indicates that no wake to sleep or sleep to wake system mode transition interrupt event has occurred.<br><b>wake to sleep</b> transition occurs when no interrupt occurs for a time period that exceeds the user specified limit (ASLP_COUNT). This causes the system to transition to a user specified low ODR setting.<br><b>sleep to wake</b> transition occurs when the user specified interrupt event has woken the system; thus causing the system to transition to a user specified high ODR setting.<br>Reading the SYSMOD register clears the SRC_ASLP bit. |
| SRC_TRANS  | Transient interrupt status bit. Default value: 0.<br>Logic '1' indicates that an acceleration transient value greater than user specified threshold has occurred. Logic '0' indicates that no transient event has occurred.<br>This bit is asserted whenever <i>EA</i> bit in the TRANS_SRC is asserted and the interrupt has been enabled. This bit is cleared by reading the TRANS_SRC register.  |
| SRC_LNDPRT | Landscape/portrait orientation interrupt status bit. Default value: 0.<br>Logic '1' indicates that an interrupt was generated due to a change in the device orientation status. Logic '0' indicates that no change in orientation status was detected.<br>This bit is asserted whenever <i>NEWLP</i> bit in the PL_STATUS is asserted and the interrupt has been enabled.<br>This bit is cleared by reading the PL_STATUS register.   |
| SRC_PULSE  | Pulse interrupt status bit. Default value: 0.<br>Logic '1' indicates that an interrupt was generated due to single and/or double pulse event. Logic '0' indicates that no pulse event was detected.<br>This bit is asserted whenever <i>EA</i> bit in the PULSE_SRC is asserted and the interrupt has been enabled.<br>This bit is cleared by reading the PULSE_SRC register.   |

**Table 14. INT\_SOURCE description (continued)**

| Field     | Description   |
|-----------|---|
| SRC_FF_MT | Freefall/motion interrupt status bit. Default value: 0.<br>Logic '1' indicates that the freefall/motion function interrupt is active. Logic '0' indicates that no freefall or motion event was detected.<br>This bit is asserted whenever EA bit in the FF_MT_SRC register is asserted and the FF_MT interrupt has been enabled.<br>This bit is cleared by reading the FF_MT_SRC register.                    |
| SRC_DRDY  | Data-ready interrupt bit status. Default value: 0.<br>Logic '1' indicates that the X, Y, Z data-ready interrupt is active indicating the presence of new data and/or data overrun. Otherwise if it is a logic '0' the X, Y, Z interrupt is not active.<br>This bit is asserted when the ZYXOW and/or ZYXDR is set and the interrupt has been enabled.<br>This bit is cleared by reading the X, Y, and Z data. |

**0x0D: WHO\_AM\_I device ID register**

The device identification register identifies the part. The default value is 0x2A. This value is factory programmed. Consult the factory for custom alternate values.

**0x0D: WHO\_AM\_I device ID register (read only)**

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| 0     | 0     | 1     | 0     | 1     | 0     | 1     | 0     |

**0x0E: XYZ\_DATA\_CFG register**

The XYZ\_DATA\_CFG register sets the dynamic range and sets the high-pass filter for the output data. When the HPF\_OUT bit is set. The data registers 0x01 to 0x06 will contain high-pass filtered data when this bit is set.

**0x0E: XYZ\_DATA\_CFG (read/write)**

| Bit 7 | Bit 6 | Bit 5 | Bit 4   | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|---------|-------|-------|-------|-------|
| 0     | 0     | 0     | HPF_OUT | 0     | 0     | FS1   | FS0   |

**Table 15. XYZ data configuration descriptions**

| Field   | Description   |
|---------|---|
| HPF_OUT | Enable high-pass output data 1 = output data high-pass filtered. Default value: 0 |
| FS[1:0] | Output buffer data format full scale. Default value: 00 (2 g).                    |

The default full-scale value range is 2 g and the high-pass filter is disabled.

**Table 16. Full-scale range**

| FS1 | FS0 | Full-scale range |
|-----|-----|------------------|
| 0   | 0   | 2                |
| 0   | 1   | 4                |
| 1   | 0   | 8                |
| 1   | 1   | Reserved         |



### 0x0F: HP\_FILTER\_CUTOFF high-pass filter register

This register sets the high-pass filter cutoff frequency for removal of the offset and slower changing acceleration data. The output of this filter is indicated by the data registers (0x01-0x06) when bit 4 (HPF\_OUT) of register 0x0E is set. The filter cutoff options change based on the data rate selected as shown in [Table 18](#). For details of implementation on the high-pass filter, refer to NXP application note AN4071.

#### 0x0F: HP\_FILTER\_CUTOFF: high-pass filter register (read/write)

| Bit 7 | Bit 6 | Bit 5         | Bit 4        | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|---------------|--------------|-------|-------|-------|-------|
| 0     | 0     | Pulse_HPF_BYP | Pulse_LPF_EN | 0     | 0     | SEL1  | SEL0  |

**Table 17. High-pass filter cutoff register descriptions**

| Field         | Description  |
|---------------|--|
| Pulse_HPF_BYP | Bypass high-pass filter for pulse processing function.<br>0: HPF enabled for pulse processing, 1: HPF bypassed for pulse processing<br>Default value: 0. |
| Pulse_LPF_EN  | Enable low-pass filter for pulse processing function.<br>0: LPF disabled for pulse processing, 1: LPF enabled for pulse processing<br>Default value: 0.  |
| SEL[1:0]      | HPF cutoff frequency selection.<br>Default value: 00 (see <a href="#">Table 18</a> ).  |

**Table 18. High-pass filter cutoff options**

| SEL1   | SEL0 | 800 Hz | 400 Hz | 200 Hz | 100 Hz  | 50 Hz    | 12.5 Hz  | 6.25 Hz  | 1.56 Hz  |
|--|------|--------|--------|--------|---------|----------|----------|----------|----------|
| <b>Oversampling mode = normal</b>              |      |        |        |        |         |          |          |          |          |
| 0  | 0    | 16 Hz  | 16 Hz  | 8 Hz   | 4 Hz    | 2 Hz     | 2 Hz     | 2 Hz     | 2 Hz     |
| 0  | 1    | 8 Hz   | 8 Hz   | 4 Hz   | 2 Hz    | 1 Hz     | 1 Hz     | 1 Hz     | 1 Hz     |
| 1  | 0    | 4 Hz   | 4 Hz   | 2 Hz   | 1 Hz    | 0.5 Hz   | 0.5 Hz   | 0.5 Hz   | 0.5 Hz   |
| 1  | 1    | 2 Hz   | 2 Hz   | 1 Hz   | 0.5 Hz  | 0.25 Hz  | 0.25 Hz  | 0.25 Hz  | 0.25 Hz  |
| <b>Oversampling mode = low noise low power</b> |      |        |        |        |         |          |          |          |          |
| 0  | 0    | 16 Hz  | 16 Hz  | 8 Hz   | 4 Hz    | 2 Hz     | 0.5 Hz   | 0.5 Hz   | 0.5 Hz   |
| 0  | 1    | 8 Hz   | 8 Hz   | 4 Hz   | 2 Hz    | 1 Hz     | 0.25 Hz  | 0.25 Hz  | 0.25 Hz  |
| 1  | 0    | 4 Hz   | 4 Hz   | 2 Hz   | 1 Hz    | 0.5 Hz   | 0.125 Hz | 0.125 Hz | 0.125 Hz |
| 1  | 1    | 2 Hz   | 2 Hz   | 1 Hz   | 0.5 Hz  | 0.25 Hz  | 0.063 Hz | 0.063 Hz | 0.063 Hz |
| <b>Oversampling mode = high resolution</b>     |      |        |        |        |         |          |          |          |          |
| 0  | 0    | 16 Hz  | 16 Hz  | 16 Hz  | 16 Hz   | 16 Hz    | 16 Hz    | 16 Hz    | 16 Hz    |
| 0  | 1    | 8 Hz   | 8 Hz   | 8 Hz   | 8 Hz    | 8 Hz     | 8 Hz     | 8 Hz     | 8 Hz     |
| 1  | 0    | 4 Hz   | 4 Hz   | 4 Hz   | 4 Hz    | 4 Hz     | 4 Hz     | 4 Hz     | 4 Hz     |
| 1  | 1    | 2 Hz   | 2 Hz   | 2 Hz   | 2 Hz    | 2 Hz     | 2 Hz     | 2 Hz     | 2 Hz     |
| <b>Oversampling mode = low power</b>           |      |        |        |        |         |          |          |          |          |
| 0  | 0    | 16 Hz  | 8 Hz   | 4 Hz   | 2 Hz    | 1 Hz     | 0.25 Hz  | 0.25 Hz  | 0.25 Hz  |
| 0  | 1    | 8 Hz   | 4 Hz   | 2 Hz   | 1 Hz    | 0.5 Hz   | 0.125 Hz | 0.125 Hz | 0.125 Hz |
| 1  | 0    | 4 Hz   | 2 Hz   | 1 Hz   | 0.5 Hz  | 0.25 Hz  | 0.063 Hz | 0.063 Hz | 0.063 Hz |
| 1  | 1    | 2 Hz   | 1 Hz   | 0.5 Hz | 0.25 Hz | 0.125 Hz | 0.031 Hz | 0.031 Hz | 0.031 Hz |

## 6.2 Portrait/landscape embedded function registers

For more details on the meaning of the different user-configurable settings and for example code refer to NXP application note AN4068.

### 0x10: PL\_STATUS portrait/landscape status register

This status register can be read to get updated information on any change in orientation by reading bit 7, or on the specifics of the orientation by reading the other bits. For further understanding of portrait up, portrait down, landscape left, landscape right, back and front orientations please refer to [Figure 3](#). The interrupt is cleared when reading the PL\_STATUS register.

#### 0x10: PL\_STATUS register (read only)

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2   | Bit 1   | Bit 0 |
|-------|-------|-------|-------|-------|---------|---------|-------|
| NEWLP | LO    | 0     | 0     | 0     | LAPO[1] | LAPO[0] | BAFRO |

**Table 19. PL\_STATUS register description**

| Field                    | Description  |
|--------------------------|--|
| NEWLP                    | Landscape/portrait status change flag. Default value: 0.<br>0: No change, 1: BAFRO and/or LAPO and/or Z-tilt lockout value has changed   |
| LO                       | Z-tilt angle lockout. Default value: 0.<br>0: Lockout condition has not been detected.<br>1: Z-tilt lockout trip angle has been exceeded. Lockout has been detected.   |
| LAPO[1:0] <sup>(1)</sup> | Landscape/portrait orientation. Default value: 00<br>00: Portrait up: Equipment standing vertically in the normal orientation<br>01: Portrait down: Equipment standing vertically in the inverted orientation<br>10: Landscape right: Equipment is in landscape mode to the right<br>11: Landscape left: Equipment is in landscape mode to the left. |
| BAFRO                    | Back or front orientation. Default value: 0<br>0: Front: Equipment is in the front facing orientation.<br>1: Back: Equipment is in the back facing orientation.  |

1. The default power up state is BAFRO = 0, LAPO = 0, and LO = 0.

NEWLP is set to 1 after the first orientation detection after a standby to active transition, and whenever a change in LO, BAFRO, or LAPO occurs. NEWLP bit is cleared anytime PL\_STATUS register is read. The orientation mechanism state change is limited to a maximum 1.25 g. LAPO BAFRO and LO continue to change when NEWLP is set. The current position is locked if the absolute value of the acceleration experienced on any of the three axes is greater than 1.25 g.

### 0x11: Portrait/landscape configuration register

This register enables the portrait/landscape function and sets the behavior of the debounce counter.

#### 0x11: PL\_CFG register (read/write)

| Bit 7  | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|--------|-------|-------|-------|-------|-------|-------|-------|
| DBCNTM | PL_EN | 0     | 0     | 0     | 0     | 0     | 0     |

**Table 20. PL\_CFG description**

| Field  | Description  |
|--------|--|
| DBCNTM | Debounce counter mode selection. Default value: 1<br>0: Decrements debounce whenever condition of interest is no longer valid.<br>1: Clears counter whenever condition of interest is no longer valid. |
| PL_EN  | Portrait/landscape detection enable. Default value: 0<br>0: Portrait/landscape detection is disabled.<br>1: Portrait/landscape detection is enabled.   |