

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









Serial EEPROM series Standard EEPROM

I²C BUS EEPROM (2-Wire)

BR24G02-3A

General Description

BR24G02-3A is a serial EEPROM of I2C BUS interface method

Features

- All controls available by 2 ports of serial clock(SCL) and serial data(SDA)
- Other devices than EEPROM can be connected to the same port, saving microcontroller port
- 1.6V to 5.5V single power source action most suitable for battery use
- 1MHz action is possible (1.7V to 5.5V)
- Up to 8 bytes in page write mode
- Self-timed programming cycle
- Low current consumption
- Prevention of write mistake
 - Write (write protect) function added
 - Prevention of write mistake at low voltage
- More than 1 million write cycles
- More than 40 years data retention
- Noise filter built in SCL / SDA terminal
- Initial delivery state FFh

● Packages W(Typ.) x D(Typ.)x H(Max.)




Figure 1.

●BR24G02-3A

Capacity	Bit Format	Туре	Power Source Voltage	Package
		BR24G02-3A		DIP-T8
		BR24G02F-3A		SOP8
		BR24G02FJ-3A		SOP-J8
2Kbit	256×8	BR24G02FVT-3A	1.6V to 5.5V	TSSOP-B8
		BR24G02FVJ-3A		TSSOP-B8J
		BR24G02FVM-3A		MSOP8
		BR24G02NUX-3A		VSON008X2030

● Absolute Maximum Ratings (Ta=25°C)

Parameter	Symbol	Ratings	Unit	Remarks
Supply voltage	V _{CC}	-0.3 to +6.5	V	
		450 (SOP8)		When using at Ta=25°C or higher 4.5mW to be reduced per 1°C.
		450 (SOP-J8)		When using at Ta=25°C or higher 4.5mW to be reduced per 1°C.
		330 (TSSOP-B8)		When using at Ta=25°C or higher 3.3mW to be reduced per 1°C.
Power Dissipation	Pd	310 (TSSOP-B8J)	mW	When using at Ta=25°C or higher 3.1mW to be reduced per 1°C.
		310 (MSOP8)		When using at Ta=25°C or higher 3.1mW to be reduced per 1°C.
		300 (VSON008X2030)		When using at Ta=25°C or higher 3.0mW to be reduced per 1°C.
		800 (DIP-T8)		When using at Ta=25°C or higher 8.0mW to be reduced per 1°C.
Storage Temperature	Tstg	-65 to +150	°C	
Operation Temperature	Topr	-40 to +85	°C	
Input Voltage / Output Voltage	-	-0.3 to Vcc+1.0	V	The Max value of input voltage / output voltage is not over 6.5V. When the pulse width is 50ns or less, the Min value of input voltage / output voltage is not under -0.8V.
Junction Temperature	Tjmax	150	°C	Junction temperature at the storage condition
Electrostatic discharge voltage (human body model)	V _{ESD}	-4000 to +4000	V	

● Memory Cell Characteristics (Ta=25°C, Vcc=1.6V to 5.5V)

Parameter		Unit		
Parameter	Min.	Тур.	Max	Offic
Write cycles *1	1,000,000	_	_	Times
Data retention *1	40	_	_	Years

^{*1}Not 100% TESTED

Recommended Operating Ratings

Parameter	Symbol	Ratings	Unit
Supply voltage	Vcc	1.6 to 5.5	V
Input voltage	V_{IN}	0 to Vcc	V

●DC Characteristics (Unless otherwise specified, Ta=-40 to +85°C, Vcc =1.6 to 5.5V)

Do characteristics (offices otherwise specified, 1a=-40 to 405 C, vcc = 1.0 to 5.5 V)						
Daramatar	Cumbal		Limits	·	Lloit	Conditions
Parameter	Symbol	Min. Typ. Max. Unit		Conditions		
Input High Voltage1	VIH1	0.7Vcc	_	Vcc+1.0	V	1.7V≦Vcc≦5.5V
Input Low Voltage1	VIL1	-0.3^{*1}	_	0.3Vcc	V	1.7V≦Vcc≦5.5V
Input High Voltage2	VIH2	0.8Vcc	-	Vcc+1.0	V	1.6V≦Vcc<1.7V
Input Low Voltage2	VIL2	-0.3 ^{*1}	-	0.2Vcc	V	1.6V≦Vcc<1.7V
Output Low Voltage1	VOL1	_	_	0.4	V	IOL=3.0mA, 2.5V≦Vcc≦5.5V (SDA)
Output Low Voltage2	VOL2	_	_	0.2	V	I _{OL} =0.7mA, 1.6V≦Vcc<2.5V (SDA)
Input Leakage Current	ILI	-1	1	1	μΑ	VIN=0 to Vcc
Output Leakage Current	ILO	-1	_	1	μΑ	VOUT=0 to Vcc (SDA)
Supply Current (Write)	ICC1	_	_	2.0		Vcc=5.5V, fSCL=1MHz, tWR=5ms, Byte write, Page write
Supply Current (Read)	ICC2	-	-	2.0	mA	Vcc=5.5V, fSCL=1MHz Random read, current read, sequential read
Standby Current	ISB	_	1	2.0	μA	Vcc=5.5V, SDA, SCL=Vcc A0, A1, A2=GND, WP=GND

^{*1} When the pulse width is 50ns or less, it is -0.8V.

●AC Characteristics (Unless otherwise specified, Ta=-40 to +85°C)

Parameter	Symbol	(1.6V	Limits ≦Vcc<	(1.7V)	(1.7V	Limits ≦Vcc≦	5.5V)	Unit
r drameter	3,50.	Min. Typ. Max.			Min.	Тур.	Max.	0
Clock Frequency	fSCL	-	-	400	_	_	1000	kHz
Data Clock "HIGH" Period	tHIGH	0.6	-	-	0.3	_	_	μs
Data Clock "LOW" Period	tLOW	1.2	-	-	0.5	_	_	μs
SDA, SCL (INPUT) Rise Time *1	tR	-	-	1	_	_	0.12	μs
SDA, SCL (INPUT) Fall Time *1	tF1	-	-	1	_	_	0.12	μs
SDA (OUTPUT) Fall Time *1	tF2	-	-	0.12	_	_	0.12	μs
Start Condition Hold Time	tHD:STA	0.6	-	-	0.25	_	_	μs
Start Condition Setup Time	tSU:STA	0.6	-	-	0.20	_	_	μs
Input Data Hold Time	tHD:DAT	0	-	-	0	_	_	ns
Input Data Setup Time	tSU:DAT	100	-	-	50	_	_	ns
Output Data Delay Time	tPD	0.1	-	0.9	0.05	_	0.45	μs
Output Data Hold Time	tDH	0.1	-	-	0.05	_	_	μs
Stop Condition Setup Time	tSU:STO	0.6	-	-	0.25	_	_	μs
Bus Free Time	tBUF	1.2	-	-	0.5	_	_	μs
Write Cycle Time	tWR	-	-	5	-	_	5	ms
Noise Spike Width (SDA, SCL)	tl	-	-	0.05	_	_	0.05	μs
WP Hold Time	tHD:WP	1.0	-	-	1.0	_	_	μs
WP Setup Time	tSU:WP	0.1	-	-	0.1	_	_	μs
WP High Period	tHIGH:WP	1.0	-	-	1.0	_	_	μs

^{*1} Not 100% tested

●AC Characteristics Condition

Parameter	Symbol	Condition	Unit
Load Capacitance	CL	100	pF
SDA, SCL (INPUT) Rise Time	tR	20	ns
SDA, SCL (INPUT) Fall Time	tF1	20	ns
Input Data Level	VIL1/VIH1	0.2Vcc/0.8Vcc	V
Input/Output Data Timing Reference Level	-	0.3Vcc/0.7Vcc	V

● Serial Input / Output timing




Figure 2-(a). Serial input / output timing




Figure 2-(b). Start-stop bit timing




Figure 2-(c). Write cycle timing




Figure 2-(d). WP timing at write execution




Figure 2-(e). WP timing at write cancel

Block Diagram





Figure 3. Block diagram

●Pin Configuration



Pin Descriptions

Terminal Name	Input/ Output	Function		
A0	Input	Slave address setting*		
A1	Input	Slave address setting*		
A2	Input	Slave address setting*		
GND	_	Reference voltage of all input / output, 0V		
SDA	Input/ output	Serial data input serial data output		
SCL	Input	Serial clock input		
WP	Input	Write protect terminal		
Vcc	_	Connect the power source.		

*A0, A1 and A2 are not allowed to use as open.

●Typical Performance Curves

(The following values are Typ. ones)




Figure 4. Input High Voltage1,2 VIH1,2 (A0, A1, A2, SCL, SDA, WP)




Figure 5. Input Low Voltage1,2 VIL1,2 (A0, A1, A2, SCL, SDA, WP)




Figure 6. Output Low Voltage1 VOL1 (Vcc=2.5V)




Figure 7. Output Low Voltage2 VOL2 (Vcc=1.6V)




Figure 8. Input Leakage Current ILI (A0, A1, A2, SCL, WP)




Figure 9. Output Leakage Current ILO (SDA)




Figure 10. Supply Current (WRITE) ICC1 (fscl=1MHz)




Figure 11. Supply Current (READ) ICC2 (fscl=1MHz)




Figure 12. Standby Current ISB




Figure 13. Clock Frequency fSCL




Figure 14. Data Clock High Period tHIGH





Figure 15. Data Clock Low Period tLOW








Figure 17. Start Condition Hold Time tHD:STA




Figure 18. Start Condition Setup Time tSU:STA




Figure 19. Input Data Hold Time tHD:DAT(HIGH)




Figure 20. Input Data Hold Time tHD:DAT(LOW)




Figure 21. Input Data Setup Time tSU:DAT(HIGH)




Figure 22. Input Data Setup Time tSU:DAT(LOW)




Figure 23. 'L' Output Data Delay Time tPD0




Figure 24. 'H' Output Data Delay Time tPD1




Figure 25. Stop Condition Setup Time tSU:STO




Figure 26. BUS Free Time tBUF




Figure 27. Write Cycle Time tWR




Figure 28. Noise Spike Width tI (SCL H)

Figure 29. Noise Spike Width tI (SCL L)




Figure 30. Noise Spike Width tI (SDA H)

Figure 31. Noise Spike Width tI (SDA L)

5

6




Figure 32. WP Hold Time tHD:WP




Figure 33. WP Setup Time tSU:WP




Figure 34. WP High Time tHIGH:WP

Timing Chart

OI2C BUS data communication

I²C BUS data communication starts by start condition input, and ends by stop condition input. Data is always 8bit long, and acknowledge is always required after each byte. I²C BUS carries out data transmission with plural devices connected by 2 communication lines of serial data (SDA) and serial clock (SCL).

Among devices, there are "master" that generates clock and control communication start and end, and "slave" that is controlled by address peculiar to devices. EEPROM becomes "slave". And the device that outputs data to bus during data communication is called "transmitter", and the device that receives data is called "receiver".




Figure 35. Data transfer timing

OStart condition (Start bit recognition)

- Before executing each command, start condition (start bit) where SDA goes from 'HIGH' down to 'LOW' when SCL is 'HIGH' is necessary.
- This IC always detects whether SDA and SCL are in start condition (start bit) or not, therefore, unless this confdition is satisfied, any command is executed.

OStop condition (stop bit recongnition)

· Each command can be ended by SDA rising from 'LOW' to 'HIGH' when stop condition (stop bit), namely, SCL is 'HIGH'

OAcknowledge (ACK) signal

- This acknowledge (ACK) signal is a software rule to show whether data transfer has been made normally or not. In master and slave, the device (μ -COM at slave address input of write command, read command, and this IC at data output of read command) at the transmitter (sending) side releases the bus after output of 8bit data.
- The device (this IC at slave address input of write command, read command, and μ -COM at data output of read command) at the receiver (receiving) side sets SDA 'LOW' during 9 clock cycles, and outputs acknowledge signal (ACK signal) showing that it has received the 8bit data.
- · This IC, after recognizing start condition and slave address (8bit), outputs acknowledge signal (ACK signal) 'LOW'.
- · Each write action outputs acknowledge signal (ACK signal) 'LOW', at receiving 8bit data (word address and write data).
- Each read action outputs 8bit data (read data), and detects acknowledge signal (ACK signal) 'LOW'. When acknowledge signal (ACK signal) is detected, and stop condition is not sent from the master (μ -COM) side, this IC continues data output. When acknowledge signal (ACK signal) is not detected, this IC stops data transfer, and recognizes stop cindition (stop bit), and ends read action. And this IC gets in status.

ODevice addressing

- Output slave address after start condition from master.
- The significant 4 bits of slave address are used for recognizing a device type.
 The device code of this IC is fixed to '1010'.
- Next slave addresses (A2 A1 A0 --- device address) are for selecting devices, and plural ones can be used on a same bus according to the number of device addresses.
- •The most insignificant bit (R/W --- READ / WRITE) of slave address is used for designating write or read action, and is as shown below.

Setting R / \overline{W} to 0 ------ write (setting 0 to word address setting of random read) Setting R / \overline{W} to 1 ------ read

Туре	Slave address	Maximum number of Connected buses
BR24G02-3A	1 0 1 0 A2 A1 A0 R/W	8

■Write Command

OWrite cycle

• Arbitrary data is written to EEPROM. When to write only 1 byte, byte write is normally used, and when to write continuous data of 2 bytes or more, simultaneous write is possible by page write cycle. Up to 8 arbitrary bytes can be written.




Figure 36. Byte write cycle




Figure 37. Page write cycle

- · During internal write execution, all input commands are ignored, therefore ACK is not sent back.
- Data is written to the address designated by word address (n-th address)
- By issuing stop bit after 8bit data input, write to memory cell inside starts.
- · When internal write is started, command is not accepted for tWR (5ms at maximum).
- By page write cycle, data up to 8 bytes can be written in bulk.

And when data of the maximum bytes or higher is sent, data from the first byte is overwritten. (Refer to "Internal address increment")

• As for page write cycle of BR24G02-3A, after the significant 5 bits of word address are designated arbitrarily, by continuing data input of 2 bytes or more, the address of insignificant 3 bits is incremented internally, and data up to 8 bytes can be written.

ONotes on write cycle continuous input


The maximum page numbers of BR24G02-3A are 8 bytes. Any bytes below these can be written.

1 page=8bytes, but the page write cycle time is 5ms at maximum for 8byte bulk write.

It does not stand 5ms at maximum × 8byte=40ms(Max.)

OInternal address increment

Page write mode



For example, when it is started from address 06h, therefore, increment is made as below, $06h\rightarrow07h\rightarrow00h\rightarrow01h\cdots$ which please note.

※06h···06 in hexadecimal, therefore, 00000110 becomes a binary number.

OWrite protect (WP) terminal

· Write protect (WP) function

When WP terminal is set Vcc (H level), data rewrite of all addresses is prohibited. When it is set GND (L level), data rewrite of all address is enabled. Be sure to connect this terminal to Vcc or GND, or control it to H level or L level. Do not use it open.

In the case of use it as an ROM, it is recommended to connect it to pull up or Vcc.

At extremely low voltage at power ON / OFF, by setting the WP terminal 'H', mistake write can be prevented.

■Read Command

ORead cycle

Data of EEPROM is read. In read cycle, there are random read cycle and current read cycle.

Random read cycle is a command to read data by designating address, and is used generally.

Current read cycle is a command to read data of internal address register without designating address, and is used when to verify just after write cycle. In both the read cycles, sequential read cycle is available, and the next address data can be read in succession.




Figure 38. Random read cycle




Figure 39. Current read cycle




Figure 40. Sequential read cycle (in the case of current read cycle)

- In random read cycle, data of designated word address can be read.
- When the command just before current read cycle is random read cycle, current read cycle (each including sequential read cycle), data of incremented last read address (n)-th address, i.e., data of the (n+1)-th address is output.
- When ACK signal 'LOW' after D0 is detected, and stop condition is not sent from master (μ -COM) side, the next address data can be read in succession.
- Read cycle is ended by stop condition where 'H' is input to ACK signal after D0 and SDA signal is started at SCL signal 'H'.
- When 'H' is not input to ACK signal after D0, sequential read gets in, and the next data is output.

 Therefore, read command cycle cannot be ended. When to end read command cycle, be sure input stop condition to input 'H' to ACK signal after D0, and to start SDA at SCL signal 'H'.
- Sequential read is ended by stop condition where 'H' is input to ACK signal after arbitrary D0 and SDA is started at SCL signal 'H'.

●Software Reset

Software reset is executed when to avoid malfunction after power on, and to reset during command input. Software reset has several kinds, and 3 kinds of them are shown in the figure below. (Refer to Figure 41-(a), Figure 41-(b), Figure 41-(c)) In dummy clock input area, release the SDA bus ('H' by pull up). In dummy clock area, ACK output and read data '0' (both 'L' level) may be output from EEPROM, therefore, if 'H' is input forcibly, output may conflict and over current may flow, leading to instantaneous power failure of system power source or influence upon devices.




Figure 41-(a). Dummy clock x 14 + START + START + command input





Figure 41-(b). START + dummy clock x 9 + START + command input



XStart command from START input.

Acknowledge Polling

During internal write execution, all input commands are ignored, therefore ACK is not sent back. During internal automatic write execution after write cycle input, next command (slave address) is sent, and if the first ACK signal sends back 'L', then it means end of write action, while if it sends back 'H', it means now in writing. By use of acknowledge polling, next command can be executed without waiting for tWR = 5ms.

When to write continuously, $R/\overline{W} = 0$, when to carry out current read cycle after write, slave address $R/\overline{W} = 1$ is sent, and if ACK signal sends back 'L', then execute word address input and data output and so forth.




Figure 42. Case to continuously write by acknowledge polling

WP Valid Timing (Write Cancel)

WP is usually fixed to 'H' or 'L', but when WP is used to cancel write cycle and so forth, pay attention to the following WP valid timing. During write cycle execution, in cancel valid area, by setting WP='H', write cycle can be cancelled. In both byte write cycle and page write cycle, the area from the first start condition of command to the rise of clock to taken in D0 of data(in page write cycle, the first byte data) is cancel invalid area.

WP input in this area becomes don't care. The area from the rise of SCL to take in D0 to input the stop condition is cancel valid area. And, after execution of forced end by WP, standby status gets in.




Figure 43. WP valid timing

●Command Cancel by Start Condition and Stop Condition

During command input, by continuously inputting start condition and stop condition, command can be cancelled. (Figure 44) However, in ACK output area and during data read, SDA bus may output 'L', and in this case, start condition and stop condition cannot be input, so reset is not available. Therefore, execute software reset. And when command is cancelled by start, stop condition, during random read cycle, sequential read cycle, or current read cycle, internal setting address is not determined, therefore, it is not possible to carry out current read cycle in succession. When to carry out read cycle in succession, carry out random read cycle.




Figure 44. Case of cancel by start, stop condition during slave address input

●I/O Peripheral Circuit

OPull up resistance of SDA terminal

SDA is NMOS open drain, so requires pull up resistance. As for this resistance value (R_{PU}), select an appropriate value to this resistance value from microcontroller V_{IL} , I_L , and V_{OL} - I_{OL} characteristics of this IC. If R_{PU} is large, action frequency is limited. The smaller the R_{PU} , the larger the supply current.

OMaximum value of Rpu

The maximum value of R_{PU} is determined by the following factors.

①SDA rise time to be determined by the capacitance (CBUS) of bus line of RPU and SDA should be tR or below.

And AC timing should be satisfied even when SDA rise time is late.

②The bus electric potential A to be determined by input leak total (I_L) of device connected to bus at output of 'H' to SDA bus and R_{PU} should sufficiently secure the input 'H' level (V_{IH}) of microcontroller and EEPROM including recommended noise margin 0.2Vcc.




Figure 45. I/O circuit diagram

O Minimum value of R_{PU}

The minimum value of R_{PU} is determined by the following factors.

When IC outputs LOW, it should be satisfied that V_{OLMAX}=0.4V and I_{OLMAX}=3mA.

$$\frac{\text{Vcc-Vol}}{\text{RPU}} \le \text{IoL}$$

$$\therefore \text{RPU} \ge \frac{\text{Vcc-Vol}}{\text{Iol}}$$

2VOLMAX=0.4V should secure the input 'L' level (V_{IL}) of microcontroller and EEPROM including recommended noise margin 0.1Vcc.

VOLMAX ≤ VIL-0.1 VCC

Ex.) VCC =3V, VOL=0.4V, IOL=3mA, microcontroller, EEPROM V_{IL}=0.3Vcc

from① RPU
$$\geq \frac{3-0.4}{3\times10^{-3}}$$

 $\geq 867 [\Omega]$
And VOL=0.4 [V]
VIL=0.3 × 3
=0.9 [V]

Therefore, the condition ② is satisfied.


OPull up resistance of SCL terminal

When SCL control is made at CMOS output port, there is no need, but in the case there is timing where SCL becomes 'Hi-Z', add a pull up resistance. As for the pull up resistance, one of several $k\Omega$ to several ten $k\Omega$ is recommended in consideration of drive performance of output port of microcontroller.

Cautions on Microcontroller Connection

ORS

In I²C BUS, it is recommended that SDA port is of open drain input/output. However, when to use CMOS input / output of tri state to SDA port, insert a series resistance Rs between the pull up resistance Rpu and the SDA terminal of EEPROM. This is controls over current that occurs when PMOS of the microcontroller and NMOS of EEPROM are turned ON simultaneously. Rs also plays the role of protection of SDA terminal against surge. Therefore, even when SDA port is open drain input/output, Rs can be used.



SCL

SDA

'H' output of microcontroller

Over current flows to SDA line by 'H' output of microcontroller and 'L' output of EEPROM.

Figure 46. I/O circuit diagram

Figure 47. Input / output collision timing

OMaximum value of Rs

The maximum value of Rs is determined by the following relations.

- ①SDA rise time to be determined by the capacity (CBUS) of bus line of Rpu and SDA should be tR or below. And AC timing should be satisfied even when SDA rise time is late.
- ②The bus electric potential (A) to be determined by Rpu and Rs the moment when EEPROM outputs 'L' to SDA bus sufficiently secure the input 'L' level (V_{IL}) of microcontroller including recommended noise margin 0.1Vcc.




Figure 48. I/O Circuit Diagram

$$\frac{(\text{Vcc-VoL}) \times \text{Rs}}{\text{Rpu+Rs}} + \text{VoL+0.1Vcc} \leq \text{ViL}$$

$$\therefore \text{Rs} \leq \frac{\text{ViL-VoL-0.1Vcc}}{1.1\text{Vcc-Vii}} \times \text{Rpu}$$

Ex.) Vcc=3V VIL=0.3Vcc Vol=0.4V $Rpu=20k\Omega$

Rs
$$\leq \frac{0.3 \times 3 - 0.4 - 0.1 \times 3}{1.1 \times 3 - 0.3 \times 3} \times 20 \times 10^{3}$$

 $\leq 1.67 [k\Omega]$

OMinimum value of Rs

The minimum value of Rs is determined by over current at bus collision. When over current flows, noises in power source line, and instantaneous power failure of power source may occur. When allowable over current is defined as I, the following relation must be satisfied. Determine the allowable current in consideration of impedance of power source line in set and so forth. Set the over current to EEPROM 10mA or below.




Figure 49. I/O circuit diagram


$$\frac{\text{Vcc}}{\text{Rs}} \le I$$


∴ Rs $\ge \frac{\text{Vcc}}{I}$

Ex.) VCC=3V, I=10mA

Rs $\ge \frac{3}{10 \times 10^{-3}}$
 $\ge 300[\Omega]$

●I/O Equivalence Circuit








Figure 51. Input / output pin circuit diagram

● Power-up / Down Conditions

At power on, in IC internal circuit and set, Vcc rises through unstable low voltage area, and IC inside is not completely reset, and malfunction may occur. To prevent this, functions of POR circuit and LVCC circuit are equipped. To assure the action, observe the following conditions at power on.

- 1. Set SDA = 'H' and SCL ='L' or 'H'
- 2. Start power source so as to satisfy the recommended conditions of t_R, t_{OFF}, and Vbot for operating POR circuit.




Figure 52. Rise waveform diagram

Recommended conditions of tR, tOFF,Vbot

tR tOFF Vbot


10ms or below 10ms or larger 0.3V or below

100 or below 10ms or larger 0.2V or below

3. Set SDA and SCL so as not to become 'Hi-Z'.

When the above conditions 1 and 2 cannot be observed, take the following countermeasures.

- a) In the case when the above condition 1 cannot be observed. When SDA becomes 'L' at power on .
 - →Control SCL and SDA as shown below, to make SCL and SDA, 'H' and 'H'.



After Vcc becomes stable to HT ISU:DAT

After Vcc becomes stable to HT ISU:DAT

After Vcc becomes stable to HT ISU:DAT

Figure 53. When SCL= 'H' and SDA= 'L'

Figure 54. When

Figure 54. When SCL='L' and SDA='L'

- b) In the case when the above condition 2 cannot be observed.
 - →After power source becomes stable, execute software reset(P18).
- c) In the case when the above conditions 1 and 2 cannot be observed.
 - →Carry out a), and then carry out b).

●Low Voltage Malfunction Prevention Function

LVCC circuit prevents data rewrite action at low power, and prevents wrong write. At LVCC voltage (Typ. =1.2V) or below, it prevent data rewrite.

Noise Countermeasures


OBypass capacitor

When noise or surge gets in the power source line, malfunction may occur, therefore, for removing these, it is recommended to attach a by pass capacitor (0.1µF) between IC Vcc and GND. At that moment, attach it as close to IC as possible. And, it is also recommended to attach a bypass capacitor between board Vcc and GND.

Operational Notes

- (1) Described numeric values and data are design representative values, and the values are not guaranteed.
- (2) We believe that application circuit examples are recommendable, however, in actual use, confirm characteristics further sufficiently. In the case of use by changing the fixed number of external parts, make your decision with sufficient margin in consideration of static characteristics and transition characteristics and fluctuations of external parts and our LSI.
- (3) Absolute maximum ratings
 - If the absolute maximum ratings such as impressed voltage and action temperature range and so forth are exceeded, LSI may be destructed. Do not impress voltage and temperature exceeding the absolute maximum ratings. In the case of fear exceeding the absolute maximum ratings, take physical safety countermeasures such as fuses, and see to it that conditions exceeding the absolute maximum ratings should not be impressed to LSI.
- (4) GND electric potential
 - Set the voltage of GND terminal lowest at any action condition. Make sure that each terminal voltage is lower than that of GND terminal.
- (5) Terminal design
 - In consideration of permissible loss in actual use condition, carry out heat design with sufficient margin.
- (6) Terminal to terminal shortcircuit and wrong packaging
 - When to package LSI onto a board, pay sufficient attention to LSI direction and displacement. Wrong packaging may destruct LSI. And in the case of shortcircuit between LSI terminals and terminals and power source, terminal and GND owing to foreign matter, LSI may be destructed.
- (7) Use in a strong electromagnetic field may cause malfunction, therefore, evaluate design sufficiently.





: 100% Sn **Blank** : 100% Sn

Packaging and forming specification

: Embossed tape and reel

(SOP8, SOP-J8, TSSOP-B8, TSSOP-B8J)

TR : Embossed tape and reel

(MSOP8, VSON008X2030)

None : Tube


(DIP-T8)

Lineup

Capacity	Package		Ordorable Bo	art Number	Remark	
Capacity	Type	Quantity	Orderable Part Number			
	DIP-T8	Tube of 2000	BR24G02	-3A	Not Halogen free	100% Sn
	SOP8	Reel of 2500	BR24G02F	-3AGTE2	Halogen free	100% Sn
	SOP-J8	Reel 01 2500	BR24G02FJ	-3AGTE2	Halogen free	100% Sn
2K	TSSOP-B8	Reel of 3000	BR24G02FVT	-3AGE2	Halogen free	100% Sn
	TSSOP-B8J	Reel of 2500	BR24G02FVJ	-3AGTE2	Halogen free	100% Sn
	MSOP8	Reel of 3000	BR24G02FVM	-3AGTTR	Halogen free	100% Sn
	VSON008X2030	Reel of 4000	BR24G02NUX	-3ATTR	Halogen free	100% Sn

● Physical Dimensions Tape and Reel Information

DIP-T8



<tape and="" reel<="" th=""><th>information></th></tape>	information>
Container	Tube
Quantity	2000pcs
Direction of feed	Direction of products is fixed in a container tube
	*Order quantity needs to be multiple of the minimum quantity.