

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









## Serial EEPROM Series Standard EEPROM

# I<sup>2</sup>C BUS EEPROM (2-Wire)

# **BR24G64-3**

## **General Description**

BR24G64-3 is a 64Kbit serial EEPROM of I<sup>2</sup>C BUS interface method

#### **Features**

- Completely conforming to the world standard I<sup>2</sup>C BUS.
  - All controls available by 2 ports of serial clock (SCL) and serial data (SDA)
- Other devices than EEPROM can be connected to the same port, saving microcontroller port
- 1.6V to 5.5V Single Power Source Operation most suitable for battery use
- 1.6V to 5.5V wide limit of operating voltage, possible FAST MODE 400KHz operation
- Up to 32 Byte in Page Write Mode
- Bit Format 8K x 8
- Self-timed Programming Cycle
- Low Current Consumption
- Prevention of Write Mistake
  - Write (Write Protect) Function added
  - Prevention of Write Mistake At Low Voltage
- More than 1 million write cycles
- More than 40 years data retention
- Noise filter built in SCL / SDA terminal
- Initial delivery state FFh

## Packages W(Typ) x D(Typ) x H(Max)




Figure 1.

**Absolute Maximum Ratings** (Ta=25°C)

Parameter	Symbol	Rating	Unit	Remark
Supply Voltage	Vcc	-0.3 to +6.5	V	
		0.45 (SOP8)		Derate by 4.5mW/°C when operating above Ta=25°C
	=	0.45 (SOP-J8M)		Derate by 4.5mW/°C when operating above Ta=25°C
	=	0.45 (SOP-J8)		Derate by 4.5mW/°C when operating above Ta=25°C
	=	0.30 (SSOP-B8)		Derate by 3.0mW/°C when operating above Ta=25°C
Davis Diania atian	D-I	0.33 (TSSOP-B8)		Derate by 3.3mW/°C when operating above Ta=25°C
Power Dissipation	Pd	0.33 (TSSOP-B8M)	W	Derate by 3.3mW/°C when operating above Ta=25°C
		0.31 (TSSOP-B8J)		Derate by 3.1mW/°C when operating above Ta=25°C
	-	0.31 (MSOP8)	-	Derate by 3.1mW/°C when operating above Ta=25°C
	-	0.30 (VSON008X2030)		Derate by 3.0mW/°C when operating above Ta=25°C
	-	0.80 (DIP-T8)		Derate by 8.0mW/°C when operating above Ta=25°C
Storage Temperature	Tstg	-65 to +150	°C	
Operating Temperature	Topr	-40 to +85	°C	
Input Voltage / Output Voltage	-	-0.3 to Vcc+1.0	V	The Max value of Input Voltage/Output Voltage is not over 6.5V. When the pulse width is 50ns or less, the Min value of Input Voltage/Output Voltage is not lower than -1.0V.
Junction Temperature	Tjmax	150	°C	Junction temperature at the storage condition
Electrostatic discharge voltage (human body model)	V <sub>ESD</sub>	-4000 to +4000	V	

Memory Cell Characteristics (Ta=25°C, Vcc=1.6V to 5.5V)

Parameter		Limit				
Farameter	M	in Typ	Max	Unit		
Write Cycles (1)	1,000	- 000,0	-	Times		
Data Retention (1)	4	0 -	-	Years		

(1) Not 100% TESTED

**Recommended Operating Ratings** 

Parameter	Symbol	Rating	Unit
Power Source Voltage	Vcc	1.6 to 5.5	V
Input Voltage	V <sub>IN</sub>	0 to Vcc	

DC Characteristics (Unless otherwise specified, Ta=-40°C to +85°C, Vcc=1.6V to 5.5V)

Parameter		Limit			Unit	Conditions	
Parameter	Symbol	Min	Тур	Max	Offic	Conditions	
Input High Voltage1	V <sub>IH1</sub>	0.7Vcc	-	Vcc+1.0	V	1.7V≦Vcc≦5.5V	
Input Low Voltage1	V <sub>IL1</sub>	-0.3 <sup>(2)</sup>	-	+0.3Vcc	V	1.7V≦Vcc≦5.5V	
Input High Voltage2	V <sub>IH2</sub>	0.8Vcc	-	Vcc+1.0	V	1.6V≦Vcc<1.7V	
Input Low Voltage2	V <sub>IL2</sub>	-0.3 <sup>(2)</sup>	-	+0.2Vcc	<b>V</b>	1.6V≦Vcc<1.7V	
Output Low Voltage1	V <sub>OL1</sub>	-	-	0.4	V	I <sub>OL</sub> =3.0mA, 2.5V≦Vcc≦5.5V (SDA)	
Output Low Voltage2	V <sub>OL2</sub>	-	-	0.2	V	I <sub>OL</sub> =0.7mA, 1.6V≦Vcc<2.5V (SDA)	
Input Leakage Current	ILI	-1	-	+1	μΑ	V <sub>IN</sub> =0 to Vcc	
Output Leakage Current	ILO	-1	-	+1	μΑ	V <sub>OUT</sub> =0 to Vcc (SDA)	
Supply Current (Write)	Icc1	-	-	2.0	mA	Vcc=5.5V, f <sub>SCL</sub> =400kHz, t <sub>WR</sub> =5ms, Byte write, Page write	
Supply Current (Read)	Icc2	-	-	0.5	mA	Vcc=5.5V, f <sub>SCL</sub> =400kHz Random read, current read, sequential read	
Standby Current	I <sub>SB</sub>	-	-	2.0	μA	Vcc=5.5V, SDA · SCL=Vcc A0,A1,A2=GND,WP=GND	

<sup>(2)</sup> When the pulse width is 50ns or less, it is -1.0V.

# AC Characteristics (Unless otherwise specified, Ta=-40°C to +85°C, Vcc=1.6V to 5.5V)


Parameter	Symbol		Unit			
Faranielei	Symbol	Min	Тур	Max	Offic	
Clock Frequency	fscL	-	-	400	kHz	
Data Clock High Period	t <sub>HIGH</sub>	0.6	-	-	μs	
Data Clock Low Period	tLow	1.2	-	-	μs	
SDA, SCL (INPUT) Rise Time (1)	t <sub>R</sub>	-	-	1.0	μs	
SDA, SCL (INPUT) Fall Time (1)	t <sub>F1</sub>	-	-	1.0	μs	
SDA (OUTPUT) Fall Time (1)	t <sub>F2</sub>	-	-	0.3	μs	
Start Condition Hold Time	t <sub>HD:STA</sub>	0.6	-	-	μs	
Start Condition Setup Time	tsu:sta	0.6	-	-	μs	
Input Data Hold Time	t <sub>HD:DAT</sub>	0	-	-	ns	
Input Data Setup Time	tsu:dat	100	-	-	ns	
Output Data Delay Time	t <sub>PD</sub>	0.1	-	0.9	μs	
Output Data Hold Time	t <sub>DH</sub>	0.1	-	-	μs	
Stop Condition Setup Time	<b>t</b> su:sто	0.6	-	-	μs	
Bus Free Time	t <sub>BUF</sub>	1.2	-	-	μs	
Write Cycle Time	twR	-	-	5	ms	
Noise Spike Width (SDA and SCL)	tı	-	-	0.1	μs	
WP Hold Time	t <sub>HD:WP</sub>	1.0	-	-	μs	
WP Setup Time	tsu:wp	0.1	-	-	μs	
WP High Period	t <sub>HIGH:WP</sub>	1.0	-	-	μs	

(1) Not 100% TESTED.

Condition Input data level:V $_{\text{IL}}$ =0.2×Vcc V $_{\text{IH}}$ =0.8×Vcc

Input data timing reference level: 0.3×Vcc/0.7×Vcc Output data timing reference level: 0.3×Vcc/0.7×Vcc Rise/Fall time : ≦20ns

# **Serial Input / Output Timing**



OData output in sync with the fall of SCL

Figure 2-(a). Serial Input / Output Timing




Figure 2-(b). Start-Stop Bit Timing




Figure 2-(c) Write Cycle Timing




Figure 2-(d). WP Timing at Write Execution




Figure 2-(e) WP Timing at Write Cancel

# **Block Diagram**





Figure 3. Block Diagram

# **Pin Configuration**



**Pin Descriptions** 

Descriptions					
Terminal Name	Input/ Output	Descriptions			
A0	Input	Slave address setting*			
A1	Input	Slave address setting*			
A2	Input	Slave address setting*			
GND	-	Reference voltage of all input / output, 0V			
SDA	Input/ output	Serial data input serial data output			
SCL	Input	Serial clock input			
WP	Input	Write protect terminal			
VCC	ı	Connect the power source.			

<sup>\*</sup>A0, A1 and A2 are not allowed to use as open.

# **Typical Performance Curves**




Figure 4. Input High Voltage1,2 vs Supply Voltage (A0, A1, A2, SCL, SDA, WP)




Figure 5. Input Low Voltage1,2 vs Supply Voltage (A0, A1, A2, SCL, SDA, WP)




Figure 6. Output Low Voltage1 vs Output Low Current (Vcc=2.5V)




Figure 7. Output Low Voltage2 vs Output Low Current (Vcc=1.6V)




Figure 8. Input Leakage Current vs Supply Voltage (A0, A1, A2, SCL, WP)




Figure 9. Output Leakage Current vs Supply Voltage (SDA)




Figure 10. Supply Current (Write) vs Supply Voltage  $(f_{SCL}=400kHz)$ 




Figure 11. Supply Current (Read) vs Supply Voltage  $(f_{SCL}=400kHz)$ 




Figure 12. Standby Current vs Supply Voltage




Figure 13. Clock Frequency vs Supply Voltage




Figure 14. Data Clock High Period vs Supply Voltage





Figure 15. Data Clock Low Period vs Supply Voltage





Start Condition Setup Time: t su:STA (µs) 0.8 **SPEC** 0.6 Ta=-40°C 0.4 Ta= 25°C Ta= 85°C 0.2 0 -0.2 0 1 2 3 4 5 6 Supply Voltage: Vcc(v)

1

Figure 16. Start Condition Hold Time vs Supply Voltage

Figure 17. Start Condition Setup Time vs Supply Voltage








Figure 19. Input Data Hold Time vs Supply Voltage (LOW)




Figure 20. Input Data Setup Time vs Supply Voltage (HIGH)




Figure 21. Input Data Setup Time vs Supply Voltage (LOW)




Figure 22. Output Data Delay Time vs Supply Voltage (LOW)




Figure 23. Output Data Delay Time vs Supply Voltage (HIGH)




Figure 24. Stop Condition Setup Time vs Supply Voltage




Figure 25. Bus Free Time vs Supply Voltage




Figure 26. Write Cycle Time vs Supply Voltage




Figure 27. Noise Spike Width vs Supply Voltage (SCL HIGH)




Figure 28. Noise Spike Width vs Supply Voltage (SCL LOW)

Figure 29. Noise Spike Width vs Supply Voltage (SDA HIGH)




Figure 30. Noise Spike Width vs Supply Voltage (SDA LOW)





Figure 31. WP Hold Time vs Supply Voltage






Figure 32. WP Setup Time vs Supply Voltage

Figure 33. WP High Period vs Supply Voltage

## **Timing Chart**

## 1. I2C BUS Data Communication

I<sup>2</sup>C BUS data communication starts by start condition input, and ends by stop condition input. Data is always 8bit long, and acknowledge is always required after each byte. I<sup>2</sup>C BUS data communication with several devices is possible by connecting with 2 communication lines: serial data (SDA) and serial clock (SCL).

Among the devices, there should be a "master" that generates clock and control communication start and end. The rest become "slave" which are controlled by an address peculiar to each device, like this EEPROM. The device that outputs data to the bus during data communication is called "transmitter", and the device that receives data is called "receiver"..




Figure 34. Data Transfer Timing

#### 2. Start condition (Start Bit Recognition)

- (1) Before executing each command, start condition (start bit) where SDA goes from 'HIGH' down to 'LOW' when SCL is 'HIGH' is necessary.
- (2) This IC always detects whether SDA and SCL are in start condition (start bit) or not, therefore, unless this condition is satisfied, any command cannot be executed.

## 3. Stop Condition (Stop Bit Recognition)

(1) Each command can be ended by a stop condition (stop bit) where SDA goes from 'LOW' to 'HIGH' while SCL is 'HIGH'.

## 4. Acknowledge (ACK) Signal

- (1) This acknowledge (ACK) signal is a software rule to show whether data transfer has been made normally or not. In master–slave communication, the device (Ex. μ-COM sends slave address input for write or read command to this IC) at the transmitter (sending) side releases the bus after output of 8bit data.
- (2) The device (Ex. This IC receives the slave address input for write or read command from the μ-COM) at the receiver (receiving) side sets SDA 'LOW' during 9<sup>th</sup> clock cycle, and outputs acknowledge signal (ACK signal) showing that it has received the 8bit data.
- (3) This IC, after recognizing start condition and slave address (8bit), outputs acknowledge signal (ACK signal) 'LOW'.
- (4) After receiving 8bit data (word address and write data) during each write operation, this IC outputs acknowledge signal (ACK signal) 'LOW'.
- (5) During read operation, this IC outputs 8bit data (read data), and detects acknowledge signal (ACK signal) 'LOW'. When acknowledge signal (ACK signal) is detected, and stop condition is not sent from the master (μ-COM) side, this IC continues to output data. When acknowledge signal (ACK signal) is not detected, this IC stops data transfer, and recognizes stop condition (stop bit), and ends read operation. Then this IC becomes ready for another transmission.

## 5. Device Addressing

- (1) Slave address comes start condition from master.
- (2) The significant 4 bits of slave address are used for recognizing a device type. The device code of this IC is fixed to '1010'.
- (3) Next slave addresses (A2 A1 A0 --- device address) are for selecting devices, and plural ones can be used on a same bus according to the number of device addresses.
- (4) The most insignificant bit  $(R/\overline{W} --- READ / WRITE)$  of slave address is used for designating write or read operation, and is as shown below.

Setting R/ $\overline{W}$  to 0 ----- write (setting 0 to word address setting of random read) Setting R/ $\overline{W}$  to 1 ----- read

Slave address						Maximum number of Connected buses		
1	0	1	0	A2	A1	A0	R/W	8

#### **Write Command**

#### 1. Write Cycle

(1) Arbitrary data can be written to EEPROM. When writing only 1 Byte, Byte Write is normally used, and when writing continuous data of 2 Bytes or more, simultaneous write is possible by Page Write cycle. The maximum number of write Bytes is specified per device of each capacity. Up to 32 arbitrary Bytes can be written.




Figure 35. Byte Write Cycle




Figure 36. Page Write Cycle

- (2) During internal write execution, all input commands are ignored, therefore ACK is not returned.
- (3) Data is written to the address designated by word address (n-th address)
- (4) By issuing stop bit after 8bit data input, internal write to memory cell starts.
- (5) When internal write is started, command is not accepted for twR (5ms at maximum).
- (6) Using page write cycle, writing in bulk is done as follows: When data of more than 32 Bytes is sent, the bytes in excess overwrite the data already sent first.


(Refer to "Internal Address Increment".)

(7) As for page write cycle of BR24G64-3, where 2 or more bytes of data is intended to be written, after the 8 significant bits of word address are designated arbitrarily, only the value of 5 least significant bits in the address is incremented internally, so that data up to 32 bytes of memory only can be written.

In the case BR24G64-3, 1 page=32bytes, but the page write cycle time is 5ms at maximum for 32byte bulk write. It does not stand 5ms at maximum × 32byte=160ms (Max).

# 2. Internal Address Increment

Page Write Mode (in the case of BR24G64-3)



For example, when it is started from address 1Eh, then, increment is made as below, 1Eh→1Fh→00h→01h··· please take note.

※1Eh···1E in hexadecimal, therefore, 00011110 becomes a binary number.

## 3. Write Protect (WP) Terminal

Write protect (WP) function

When WP terminal is set at Vcc (H level), data rewrite of all addresses is prohibited. When it is set GND (L level), data rewrite of all address is enabled. Be sure to connect this terminal to Vcc or GND, or control it to H level or L level. Do not leave it open.

In case of using it as ROM, it is recommended to connect it to pull up or Vcc.

At extremely low voltage at power ON/OFF, by setting the WP terminal 'H', write error can be prevented.

#### **Read Command**

#### 1. Read Cycle

Read cycle is when data of EEPROM is read. Read cycle could be random read cycle or current read cycle. Random read cycle is a command to read data by designating a specific address, and is used generally. Current read cycle is a command to read data of internal address register without designating an address, and is used when to verify just after write cycle. In both the read cycles, sequential read cycle is available where the next address data can be read in succession.




Figure 37. Random Read Cycle




Figure 38. Current Read Cycle




Figure 39. Sequential Read Cycle (in the case of current read cycle)

- (1) In random read cycle, data of designated word address can be read.
- (2) When the command just before current read cycle is random read cycle, current read cycle (each including sequential read cycle), data of incremented last read address (n)-th, i.e., data of the (n+1)-th address is output.
- (3) When ACK signal 'LOW' after D0 is detected, and stop condition is not sent from master (μ-COM) side, the next address data can be read in succession.
- (4) Read cycle is ended by stop condition where 'H' is input to ACK signal after D0 and SDA signal goes from 'L' to 'H' while at SCL signal is 'H'.
- (5) When 'H' is not input to ACK signal after D0, sequential read gets in, and the next data is output. Therefore, read command cycle cannot be ended. To end read command cycle, be sure to input 'H' to ACK signal after D0, and the stop condition where SDA goes from 'L' to 'H' while SCL signal is 'H'.
- (6) Sequential read is ended by stop condition where 'H' is input to ACK signal after arbitrary D0 and SDA is asserted from 'L' to 'H' while SCL signal is 'H'.

#### Software Reset

Software reset is executed when to avoid malfunction after power ON, and during command input. Software reset has several kinds, and 3 kinds of them are shown in the figure below. (Refer to Figure 40.-(a), Figure 40.-(b), Figure 40.-(c).) Within the dummy clock input area, release the SDA bus is released ('H' by pull up) and ACK output and read data '0' (both 'L' level) may be output from EEPROM. Therefore, if 'H' is input forcibly, output may conflict and over current may flow, leading to instantaneous power failure of system power source or influence upon devices.




Figure 40.-(a) The Case of Dummy Clock×14 + START+START+ Command Input





Figure 40.-(b) The Case of START + Dummy Clock×9 + START + Command Input



XStart command from START input.

# **Acknowledge Polling**

During internal write execution, all input commands are ignored, therefore ACK is not returned. During internal automatic write execution after write cycle input, next command (slave address) is sent. If the first ACK signal sends back 'L', then it means end of write operation, else 'H' is returned, which means writing is still in progress. By the use of acknowledge polling, next command can be executed without waiting for twe = 5ms.

To write continuously,  $R/\overline{W} = 0$ , then to carry out current read cycle after write, slave address with  $R/\overline{W} = 1$  is sent, and if ACK signal sends back 'L', then execute word address input and data output and so forth.




Figure 41. Case to Continuous Write by Acknowledge Polling

## **WP Valid Timing (Write Cancel)**

WP is usually fixed to 'H' or 'L', but when WP is used to cancel write cycle and so on, observe the following WP valid timing. During write cycle execution, inside cancel valid area, by setting WP='H', write cycle can be cancelled. In both byte write cycle and page write cycle, the area from the first start condition of command to the rise of clock to take in D0 of data(in page write cycle, the first byte data) is the cancel invalid area.

WP input in this area becomes 'Don't care'. The area from the rise of SCL to take in D0 to the stop condition input is the cancel valid area. Furthermore, after the execution of forced end by WP, the IC enters standby status..




Figure 42. WP Valid Timing

## **Command Cancel by Start Condition and Stop Condition**

During command input, by continuously inputting start condition and stop condition, command can be cancelled. (Figure 43.) However, within ACK output area and during data read, SDA bus may output 'L'. In this case, start condition and stop condition cannot be input, so reset is not available. Therefore, execute software reset. When command is cancelled by start-stop condition during random read cycle, sequential read cycle, or current read cycle, internal setting address is not determined. Therefore, it is not possible to carry out current read cycle in succession. To carry out read cycle in succession, carry out random read cycle.




Figure 43. Case of Cancel by Start, Stop Condition during Slave Address Input

## I/O Peripheral Circuit

## 1. Pull-up Resistance of SDA Terminal

SDA is NMOS open drain, so it requires a pull up resistor. As for this resistor value ( $R_{PU}$ ), select an appropriate value from microcontroller  $V_{IL}$ ,  $I_{L}$ , and  $V_{OL}$ - $I_{OL}$  characteristics of this IC. If  $R_{PU}$  is large, operating frequency is limited. The smaller the  $R_{PU}$ , the larger is the supply current (Read).

## 2. Maximum Value of RPU

The maximum value of R<sub>PU</sub> is determined by the following factors.

- (1) SDA rise time to be determined by the capacitance (C<sub>BUS</sub>) of bus line and R<sub>PU</sub> of SDA should be t<sub>R</sub> or lower. And AC timing should be satisfied even when SDA rise time is slow.
- (2) The bus electric potential to be determined by input leak total (I<sub>L</sub>) of device connected to the bus with output of 'H' to SDA line and R<sub>PU</sub> should sufficiently secure the input 'H' level (V<sub>IH</sub>) of microcontroller and EEPROM including recommended noise margin of 0.2Vcc.

 $V_{CC-I_L}R_{PU}$ -0.2  $V_{CC} \ge V_{IH}$ 

$$\therefore R_{PU} \leq \frac{0.8Vcc - V_{IH}}{I_L}$$

Ex.) Vcc =3V 
$$I_L$$
=10 $\mu$ A  $V_{IH}$ =0.7 Vcc From (2)

$$R_{PU} \le \frac{0.8 \times 3 - 0.7 \times 3}{10 \times 10^{-6}}$$
  
 $\le 30 [k\Omega]$ 




Figure 44. I/O Circuit Diagram

## 3. Minimum Value of R<sub>PU</sub>

(1)The minimum value of R<sub>PU</sub> is determined by the following factors. When IC outputs LOW, it should be satisfied that V<sub>OLMAX</sub>=0.4V and I<sub>OLMAX</sub>=3mA.

$$\frac{\text{Vcc-Vol}}{\text{Rpu}} \leq \text{IoL}$$

$$R_{\text{PU}} \geq \frac{\text{Vcc-Vol}}{\text{Rpu}} \leq \frac{\text{Vcc-Vol}}{\text{Rpu}}$$

(2)Volmax=0.4V should secure the input 'L' level (V<sub>IL</sub>) of microcontroller and EEPROM including recommended noise margin 0.1Vcc.

 $V_{OLMAX} \leq V_{IL}-0.1 V_{CC}$ 

Ex.) Vcc =3V, VoL=0.4V, IoL=3mA, microcontroller, EEPROM V<sub>IL</sub>=0.3Vcc from (1)

$$R_{PU} \ge \frac{3 - 0.4}{3 \times 10^{-3}}$$

$$\geq$$
 867[ $\Omega$ ]

And 
$$V_{OL}=0.4 [V]$$
  
 $V_{IL}=0.3 \times 3$   
 $=0.9 [V]$ 

Therefore, the condition (2) is satisfied.


# 4. Pull-up Resistance of SCL Terminal


When SCL control is made at the CMOS output port, there is no need for a pull up resistor. But when there is a time where SCL becomes 'Hi-Z', add a pull up resistor. As for the pull up resistor value, one of several  $k\Omega$  to several ten  $k\Omega$  is recommended in consideration of drive performance of output port of microcontroller.

#### **Cautions on Microcontroller Connection**

#### 1. Rs

In I $^2$ C BUS, it is recommended that SDA port is of open drain input/output. However, when using CMOS input / output of tri state to SDA port, insert a series resistance R $_8$  between the pull up resistor R $_{PU}$  and the SDA terminal of EEPROM. This is to control over current that may occur when PMOS of the microcontroller and NMOS of EEPROM are turned ON simultaneously. R $_8$  also plays the role of protecting the SDA terminal against surge. Therefore, even when SDA port is open drain input/output, R $_8$  can be used.





output of EEPROM.

Figure 45. I/O Circuit Diagram

Figure 46. Input / Output Collision Timing

#### 2. Maximum Value of Rs

The maximum value of Rs is determined by the following relations.

- (1) SDA rise time to be determined by the capacity (C<sub>BUS</sub>) of bus line and R<sub>PU</sub> of SDA should be t<sub>R</sub> or lower. And AC timing should be satisfied even when SDA rise time is slow.
- (2) The bus electric potential (a) to be determined by R<sub>PU</sub> and Rs the moment when EEPROM outputs 'L' to SDA bus should sufficiently secure the input 'L' level (V<sub>IL</sub>) of microcontroller including recommended noise margin of 0.1Vcc.




Figure 47. I/O Circuit Diagram

$$\frac{(Vcc-V_{OL}) \times R_S}{R_{PU} + R_S} + V_{OL} + 0.1 Vcc \leq V_{IL}$$

$$\therefore R_S \leq \frac{V_{IL} - V_{OL} - 0.1 Vcc}{1.1 Vcc - V_{IL}} \times R_{PU}$$

Ex)Vcc=3V  $V_{IL}$ =0.3Vcc  $V_{OL}$ =0.4V  $R_{PU}$ =20k $\Omega$ 

R<sub>S</sub> 
$$\leq \frac{0.3 \times 3 - 0.4 - 0.1 \times 3}{1.1 \times 3 - 0.3 \times 3} \times 20 \times 10^{3}$$
  
 $\leq 1.67 [kΩ]$ 

## 3. Minimum Value of Rs

The minimum value of Rs is determined by over current at bus collision. When over current flows, noises in power source line and instantaneous power failure of power source may occur. When allowable over current is defined as I, the following relation must be satisfied. Determine the allowable current in consideration of the impedance of power source line in set and so forth. Set the over current to EEPROM at 10mA or lower.




Figure 48. I/O Circuit Diagram

$$\frac{\text{VCC}}{\text{Rs}} \le \text{I}$$

∴ Rs ≥  $\frac{\text{Vcc}}{\text{I}}$ 

EX) V<sub>CC</sub>=3V I=10mA

Rs ≥  $\frac{3}{10 \times 10^{-3}}$ 
≥300 [Ω]

# I/O Equivalence Circuit

1. Input (A0, A1, A2, SCL, WP)




Figure 49. Input Pin Circuit Diagram

# 2. Input / Output (SDA)




Figure 50. Input / Output Pin Circuit Diagram

## Power-Up / Down Conditions

At power on, the IC's internal circuits may go through unstable low voltage area as the Vcc rises, making the IC's internal logic circuit not completely reset, hence, malfunction may occur. To prevent this, the IC is equipped with POR circuit and LVCC circuit. To assure the operation, observe the following conditions at power ON.

- 1. Set SDA = 'H' and SCL ='L' or 'H'
- 2. Start power source so as to satisfy the recommended conditions of tR, toFF, and Vbot for operating POR circuit.




Figure 51. Rise Waveform Diagram


#### Recommended conditions of tR, toff, Vbot

t <sub>R</sub>	toff	$V_{bot}$
10ms or below	10ms or larger	0.3V or below
100ms or below	10ms or larger	0.2V or below

3. Set SDA and SCL so as not to become 'Hi-Z'.

When the above conditions 1 and 2 cannot be observed, take the following countermeasures.

(1) In the case when the above condition 1 cannot be observed such that SDA becomes 'L' at power ON. →Control SCL and SDA as shown below, to make SCL and SDA, 'H' and 'H'.



t<sub>DH</sub> t<sub>SU:DAT</sub> Figure 52. When SCL= 'H' and SDA= 'L'




Figure 53. When SCL='L' and SDA='L'

- (2) In the case when the above condition 2 cannot be observed.
  - →After power source becomes stable, execute software reset(Page18).
- (3) In the case when the above conditions 1 and 2 cannot be observed.
  - →Carry out (1), and then carry out (2).

## **Low Voltage Malfunction Prevention Function**

LVCC circuit prevents data rewrite operation at low power, and prevents write error. At LVCC voltage (Typ =1.2V) or below, data rewrite is prevented.

## **Noise Countermeasures**

## 1. Bypass Capacitor

When noise or surge gets in the power source line, malfunction may occur, therefore, it is recommended to connect a bypass capacitor  $(0.1\mu\text{F})$  between the IC's  $V_{\text{CC}}$  and GND pins. Connect the capacitor as close to the IC as possible. In addition, it is also recommended to connect a bypass capacitor between board's  $V_{\text{CC}}$  and GND.

## **Operational Notes**

#### 1. Reverse Connection of Power Supply

Connecting the power supply in reverse polarity can damage the IC. Take precautions against reverse polarity when connecting the power supply, such as mounting an external diode between the power supply and the IC's power supply pins.

## 2. Power Supply Lines

Design the PCB layout pattern to provide low impedance supply lines. Separate the ground and supply lines of the digital and analog blocks to prevent noise in the ground and supply lines of the digital block from affecting the analog block. Furthermore, connect a capacitor to ground at all power supply pins. Consider the effect of temperature and aging on the capacitance value when using electrolytic capacitors.

## 3. Ground Voltage

Ensure that no pins are at a voltage below that of the ground pin at any time, even during transient condition.

#### 4. Ground Wiring Pattern

When using both small-signal and large-current ground traces, the two ground traces should be routed separately but connected to a single ground at the reference point of the application board to avoid fluctuations in the small-signal ground caused by large currents. Also ensure that the ground traces of external components do not cause variations on the ground voltage. The ground lines must be as short and thick as possible to reduce line impedance.

## 5. Thermal Consideration

Should by any chance the power dissipation rating be exceeded the rise in temperature of the chip may result in deterioration of the properties of the chip. The absolute maximum rating of the Pd stated in this specification is when the IC is mounted on a 70mm x 70mm x 1.6mm glass epoxy board. In case of exceeding this absolute maximum rating, increase the board size and copper area to prevent exceeding the Pd rating.

#### 6. Recommended Operating Conditions

These conditions represent a range within which the expected characteristics of the IC can be approximately obtained. The electrical characteristics are guaranteed under the conditions of each parameter.

#### 7. Inrush Current

When power is first supplied to the IC, it is possible that the internal logic may be unstable and inrush current may flow instantaneously due to the internal powering sequence and delays, especially if the IC has more than one power supply. Therefore, give special consideration to power coupling capacitance, power wiring, width of ground wiring, and routing of connections.

## 8. Operation Under Strong Electromagnetic Field

Operating the IC in the presence of a strong electromagnetic field may cause the IC to malfunction.

## 9. Testing on Application Boards

When testing the IC on an application board, connecting a capacitor directly to a low-impedance output pin may subject the IC to stress. Always discharge capacitors completely after each process or step. The IC's power supply should always be turned off completely before connecting or removing it from the test setup during the inspection process. To prevent damage from static discharge, ground the IC during assembly and use similar precautions during transport and storage.

# 10. Inter-pin Short and Mounting Errors

Ensure that the direction and position are correct when mounting the IC on the PCB. Incorrect mounting may result in damaging the IC. Avoid nearby pins being shorted to each other especially to ground, power supply and output pin. Inter-pin shorts could be due to many reasons such as metal particles, water droplets (in very humid environment) and unintentional solder bridge deposited in between pins during assembly to name a few.

# Operational Notes - continued

## 11. Unused Input Pins

Input pins of an IC are often connected to the gate of a MOS transistor. The gate has extremely high impedance and extremely low capacitance. If left unconnected, the electric field from the outside can easily charge it. The small charge acquired in this way is enough to produce a significant effect on the conduction through the transistor and cause unexpected operation of the IC. So unless otherwise specified, unused input pins should be connected to the power supply or ground line.

#### 12. Regarding the Input Pin of the IC

In the construction of this IC, P-N junctions are inevitably formed creating parasitic diodes or transistors. The operation of these parasitic elements can result in mutual interference among circuits, operational faults, or physical damage. Therefore, conditions which cause these parasitic elements to operate, such as applying a voltage to an input pin lower than the ground voltage should be avoided. Furthermore, do not apply a voltage to the input pins when no power supply voltage is applied to the IC. Even if the power supply voltage is applied, make sure that the input pins have voltages within the values specified in the electrical characteristics of this IC.

**Part Numbering** 

В R 2 4 G 6 4 3 X X X X X X X X

BUS type

24 : I<sup>2</sup>C

Operating temperature/ Operating Voltage

-40°C to +85°C / 1.6V to 5.5V

Capacity

64=64K

**Package** 

Blank: DIP-T8 FJ : SOP-J8M/SOP-J8 FVT : TSSOP-B8/TSSOP-B8M

FV : SSOP-B8 FVM : MSOP8

FVJ: TSSOP-B8J NUX: VSON008X2030

**Process Code** 

N : SOP-J8M,TSSOP-B8M

Blank : DIP-T8,SOP8,SOP-J8,SSOP-B8,TSSOP-B8

TSSOP-B8J,MSOP8,VSON008X2030

G : Halogen free Blank : Not Halogen free

As an exception, VSON008X2030 package will be Halogen free with "Blank"

T : 100% Sn Blank : 100% Sn

## **Packaging and Forming Specification**

E2 : Embossed tape and reel

(SOP8,SOP-J8M,SOP-J8,SSOP-B8,TSSOP-B8,TSSOP-B8M, TSSOP-B8J)

TR : Embossed tape and reel

(MSOP8, VSON008X2030)

None : Tube

(DIP-T8)

Lineup

Conneity	Packa	age	Orderable Part Number		Damani	
Capacity	Туре	Quantity	Orderable Pa	art Number	Remark	
	DIP-T8	Tube of 2000	BR24G64	-3	Not Halogen free	100% Sn
	SOP8	Reel of 2500	BR24G64F	-3GTE2	Halogen free	100% Sn
	SOP-J8M	Reel of 2500	BR24G64FJ	-3NE2	Halogen free	100% Sn
	SOP-J8	Reel of 2500	BR24G64FJ	-3GTE2	Halogen free	100% Sn
CAIC	SSOP-B8	Reel of 2500	BR24G64FV	-3GTE2	Halogen free	100% Sn
64K	TSSOP-B8	Reel of 3000	BR24G64FVT	-3GE2	Halogen free	100% Sn
	TSSOP-B8M	Reel of 3000	BR24G64FVT	-3NE2	Halogen free	100% Sn
	TSSOP-B8J	Reel of 2500	BR24G64FVJ	-3GTE2	Halogen free	100% Sn
	MSOP8	Reel of 3000	BR24G64FVM	-3GTTR	Halogen free	100% Sn
	VSON008X2030	Reel of 4000	BR24G64NUX	-3TTR	Halogen free	100% Sn

**Physical Dimensions Tape and Reel Information** 

