imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







Serial EEPROM series Standard EEPROM I²C BUS EEPROM (2-Wire) BR24Sxxx-W (8K 16K 32K 64K 128K 256K)


General Description

BR24Sxxx-W is a serial EEPROM of I²C BUS interface method

Features

- Completely conforming to the world standard I²C BUS.
 All controls available by 2 ports of serial clock
- (SCL) and serial data (SDA)Other devices than EEPROM can be connected to
- the same port, saving microcontroller port
- 1.7V to 5.5V single power source action most suitable for battery use
- FAST MODE 400kHz at 1.7V to 5.5V
- Page write mode useful for initial value write at factory shipment
- Highly reliable connection by Au pad and Au wire
- Auto erase and auto end function at data rewrite
- Low current consumption
 - At write operation (5V) : 0.5mA (Typ.)
 - At read operation (5V) : 0.2mA (Typ.)
 - At standby operation (5V) : 0.1µA (Typ.)
- Write mistake prevention function
 - Write (write protect) function added
 - Write mistake prevention function at low voltage
- Data rewrite up to 1,000,000 times
- Data kept for 40 years
- Noise filter built in SCL / SDA terminal
- Shipment data all address FFh

Packages W(Typ.) x D(Typ.) x H(Max.)



2.00mm x 3.00mm x 0.60mm

Page write

Number of pages	16Byte	32Byte	64Byte
Product number	BR24S08-W	BR24S32-W	BR24S128-W
	BR24S16-W	BR24S64-W	BR24S256-W

BR24Sxxx-W

-										
Capacity	Bit format	Туре	Power source voltage	SOP8	SOP-J8	SSOP-B8	TSSOP-B8	MSOP8	TSSOP-B8J	VSON008 X2030
8Kbit	1K×8	BR24S08-W	1.7V to 5.5V	•	•	•	•	•	•	•
16Kbit	2K×8	BR24S16-W	1.7V to 5.5V	•	•	•	•	•	•	•
32Kbit	4K×8	BR24S32-W	1.7V to 5.5V	•	•	•	•	•	•	•
64Kbit	8K×8	BR24S64-W	1.7V to 5.5V	•	•	•	•	•	•	
128Kbit	16K×8	BR24S128-W	1.7V to 5.5V	•	•	•	•			
256Kbit	32K×8	BR24S256-W	1.7V to 5.5V	•	•					

OProduct structure : Silicon monolithic integrated circuit OThis product is not designed protection against radioactive rays

● Absolute Maximum Ratings (Ta=25°C)

Parameter	Symbol	Ratings	Unit	Remarks
Supply Voltage	Vcc	-0.3 to +6.5	V	
		450 (SOP8)		When using at Ta=25°C or higher 4.5mW to be reduced per 1°C.
		450 (SOP-J8)		When using at Ta=25°C or higher 4.5mW to be reduced per 1°C.
		300 (SSOP-B8)	1	When using at Ta=25°C or higher 3.0mW to be reduced per 1°C.
Power Dissipation	Pd	330 (TSSOP-B8)	mW	When using at Ta=25°C or higher 3.3mW to be reduced per 1°C.
		310 (TSSOP-B8J)		When using at Ta=25°C or higher 3.1mW to be reduced per 1°C.
		310 (MSOP8)		When using at Ta=25°C or higher 3.1mW to be reduced per 1°C.
		300 (VSON008X2030)		When using at Ta=25°C or higher 3.0mW to be reduced per 1°C.
Storage Temperature	Tstg	-65 to +125	°C	
Operating Temperature	Topr	-40 to +85	°C	
Terminal Voltage	-	-0.3 to Vcc+1.0	V	

●Memory cell characteristics (Ta=25°C, Vcc=1.7V to 5.5V)

N 4	Unit
Max.	Orm
-	Times
-	Years
	-

*1 Not 100% TESTED

Recommended Operating Ratings

Parameter	Symbol	Ratings	Unit
Power source voltage	Vcc	1.7 to 5.5	V
Input voltage	V _{IN}	0 to Vcc	v

•Electrical Characteristics

(Unless otherwise specified, Ta=-40°C to +85°C, Vcc=1.7V to 5.5V)

Parameter	Symbol	Limits			Unit	Condition				
Falametei	Symbol	Min	Тур.	Max.	Unit					
"H" Input Voltage1	VIH1	0.7Vcc	-	Vcc+1.0	V					
"L" Input Voltage1	VIL1	-0.3	-	0.3Vcc	V					
"L" Output Voltage1	VOL1	-	-	0.4	V	IOL=3.0mA , 2.5V≦Vcc≦5.5V (SDA)				
"L" Output Voltage2	VOL2	-	-	0.2	V	IOL=0.7mA , 1.7V≦Vcc≦2.5V (SDA)				
Input Leakage Current	ILI	-1	-	1	μA	VIN=0 to Vcc				
Output Leakage Current	ILO	-1	-	1	μA	VOUT=0 to Vcc (SDA)				
	1001	-	-	2.0		Vcc=5.5V , fSCL =400kHz, tWR=5ms Byte Write, Page Write BR24S08/16/32/64-W				
Current consumption at action	ICC1	-	-	2.5	mA	Vcc=5.5V , fSCL =400kHz, tWR=5ms Byte Write, Page Write BR24S128/256-W				
	ICC2	-	-	0.5	mA	Vcc=5.5V , fSCL =400kHz Random read, Current read, Sequential read				
Standby Current	ISB	-	-	2.0	μA	Vcc=5.5V , SDA • SCL=Vcc A0, A1, A2=GND, WP=GND				

•Action timing characteristics


(Unless otherwise specified, Ta=-40°C to +85°C, Vcc=1.7V to 5.5V)

Deverseter	Cumhal		Linit		
Parameter	Symbol	Min.	Тур.	Max.	Unit
SCL Frequency	fSCL	-	-	400	kHz
Data clock "High" time	tHIGH	0.6	-	-	μs
Data clock "Low" time	tLOW	1.2	-	-	μs
SDA, SCL rise time *1	tR	-	-	0.3 *2	μs
SDA, SCL fall time *1	tF	-	-	0.3	μs
Start condition hold time	tHD:STA	0.6	-	-	μs
Start condition setup time	tSU:STA	0.6	-	-	μs
Input data hold time	tHD:DAT	0	-	-	ns
Input data setup time	tSU:DAT	100	-	-	ns
Output data delay time	tPD	0.1	-	0.9	μs
Output data hold time	tDH	0.1	-	-	μs
Stop condition data setup time	tSU:STO	0.6	-	-	μs
Bus release time before transfer start	tBUF	1.2	-	-	μs
Internal write cycle time	tWR	-	-	5	ms
Noise removal valid period (SDA,SCL terminal)	tl	-	-	0.1	μs
WP hold time	tHD:WP	0	-	-	ns
WP setup time	tSU:WP	0.1	-	-	μs
WP valid time	tHIGH:WP	1.0	-	-	μs

*1 : Not 100% TESTED

*2 : BR24S16/64-W : 1.0µs.

Sync data input / output timing



OInput read at the rise edge of SCL OData output in sync with the fall of SCL

Figure 1-(a) Sync data input / output timing





Figure 1-(c) Write cycle timing



OAt write execution, in the area from the D0 taken clock rise of the first DATA(1), to tWR, set WP= 'LOW'.

OBy setting WP "HIGH" in the area, write can be cancelled. When it is set WP = 'HIGH' during tWR, write is forcibly ended, and data of address under access is not guaranteed, therefore write it once again.






Figure 1-(b) Start - stop bit timing






Figure 1-(d) WP timing at write execution

Block Diagram



Pin Configuration





Pin Descriptions


Terminal	Input/		Function					
name	Output	BR24S08-W	BR24S16-W	BR24S32/64/128/256-W				
A0	Input	Don't use	Don't use	Slave address setting				
A1	Input	Don't use	Don't use Don't use Slave address se					
A2	Input	Slave address setting Don't use Slave address setting						
GND	-	Reference voltage of all input / output, 0V.						
SDA	Input / Output		Slave and word address, I data input serial data out	put				
SCL	Input	Serial clock input						
WP	Input	Write protect terminal						
Vcc	-	Connect the power source.						

Typical Performance Curves

(The following values are Typ. ones.)











Figure 9. Current consumption at WRITE operation ICC1 (fscl=400kHz BR24S128/256-W)








Figure 10. Current consumption at READ operation ICC2 (fscl=400kHz)




Figure 11. Standby operation ISB




Figure 12. SCL frequency fSCL




Figure 13. Data clock High Period tHIGH




Figure 14. Data clock LOW Period tLOW




Figure 15. Start Condition Hold Time tHD:STA




Figure 16. Start Condition Setup Time tSU:STA




Figure 17. Input Data Hold Time tHD:DAT(HIGH)

8/33




Figure 18. Input Data Hold Time tHD:DAT(LOW)




Figure 19. Input Data Setup Time tSU:DAT(HIGH)




Figure 20. Input Data Setup Time tSU:DAT(LOW)




Figure 21. "L" Data output delay time tPD0




Figure 22. "H" Data output delay time tPD1




Figure 23. BUS open time before transmission tBUF




Figure 24. Internal writing cycle time tWR





Figure 25. Noise reduction affection time tl(SCL H)






Figure 26. Noise reduction effective time tl(SCL L)

Figure 27. Noise reduction effective time tl(SDA H)




Figure 28. Noise reduction effective time tI (SDA L)




Figure 29. WP setup time tSU:WP




Figure 30. WP effective time tHIGH:WP

●I²C BUS Communication


OI²C BUS data communication

I²C BUS data communication starts by start condition input, and ends by stop condition input. Data is always 8bit long, and acknowledge is always required after each byte.

I²C BUS carries out data transmission with plural devices connected by 2 communication lines of serial data (SDA) and serial clock (SCL).

Among devices, there are "master" that generates clock and control communication start and end, and "slave" that is controlled by addresses peculiar to devices.

EEPROM becomes "slave". And the device that outputs data to bus during data communication is called "transmitter", and the device that receives data is called "receiver".



OStart condition (start bit recognition)

- Before executing each command, start condition (start bit) where SDA goes from 'HIGH' down to 'LOW' when SCL is 'HIGH' is necessary.
- This IC always detects whether SDA and SCL are in start condition (start bit) or not, therefore, unless this condition is satisfied, any command is executed.

OStop condition (stop bit recognition)

· Each command can be ended by SDA rising from 'LOW' to 'HIGH' when stop condition (stop bit), namely, SCL is 'HIGH'

OAcknowledge (ACK) signal


- This acknowledge (ACK) signal is a software rule to show whether data transfer has been made normally or not. In master and slave, the device (μ-COM at slave address input of write command, read command, and this IC at data output of read command) at the transmitter (sending) side releases the bus after output of 8bit data.
- The device (this IC at slave address input of write command, read command, and µ-COM at data output of read command) at the receiver (receiving) side sets SDA 'LOW' during 9 clock cycles, and outputs acknowledge signal (ACK signal) showing that it has received the 8bit data.
- This IC, after recognizing start condition and slave address (8bit), outputs acknowledge signal (ACK signal) 'LOW'.
- Each write action outputs acknowledge signal) (ACK signal) 'LOW', at receiving 8bit data (word address and write data).
- · Each read action outputs 8bit data (read data), and detects acknowledge signal (ACK signal) 'LOW'.
- When acknowledge signal (ACK signal) is detected, and stop condition is not sent from the master (µ-COM) side, this IC continues data output. When acknowledge signal (ACK signal) is not detected, this IC stops data transfer, and recognizes stop condition (stop bit), and ends read action. And this IC gets in standby status.

ODevice addressing

- Output slave address after start condition from master.
- The significant 4 bits of slave address are used for recognizing a device type. The device code of this IC is fixed to '1010'.
- Next slave addresses (A2 A1 A0 --- device address) are for selecting devices, and plural ones can be used on a same bus according to the number of device addresses.
- The most insignificant bit (R/W --- READ/WRITE) of slave address is used for designating write or read action, and is as shown below.

Setting R/ \overline{W} to 0 --- write (setting 0 to word address setting of random read) Setting R/ \overline{W} to 1 --- read

Туре				Sla	ave a	Maximum number of connected buses				
BR24S08-W	1	0	1	0	A2	P1	P0	R/Ŵ	2	
BR24S16-W	1	0	1	0	P2	P1	P0	R/Ŵ	1	
BR24S32-W, BR24S64-W BR24S128-W, BR24S256-W	1	0	1	0	A2	A1	A0	R/\overline{W}	8	



P0 to P2 are page select bits.


Note) Up to 2 units of BR24S08-W, up to 1 units of BR24S16-W, and up to 8 units of BR24S32/64/128/256-W can be connected. Device address is set by 'H' and 'L' of each pin of A0, A1, and A2.

Write Command

OWrite cycle

• Arbitrary data is written to EEPROM. When to write only 1 byte, byte write normally used, and when to write continuous data of 2 bytes or more, simultaneous write is possible by page write cycle. The maximum number of write bytes is specified per device of each capacity.

Up to 64 arbitrary bytes can be written. (In the case of BR24S128/256-W)



Data is written to the address designated by word address (n-th address).

- By issuing stop bit after 8bit data input, write to memory cell inside starts.
- When internal write is started, command is not accepted for tWR (5ms at maximum).
- · By page write cycle, the following can be written in bulk: Up to 16 bytes (BR24S08-W, BR24S16-W)
 - : Up to 32 bytes (BR24S32-W, BR24S64-W)
 - : Up to 64 bytes (BR24S128-W, BR24S256-W)


And when data of the maximum bytes or higher is sent, data from the first byte is overwritten. (Refer to "Internal address increment in Page 15.)

- As for page write command of BR24S08-W and, BR24S16-W, after page select bit(PS) of slave address is designated arbitrarily, by continuing data input of 2 bytes or more, the address of insignificant 4 bits is incremented internally, and data up to 16 bytes can be written.
- As for page write cycle of BR24S32-W and BR24S64-W, after the significant 7 bits (in the case of BR24S32-W) of word address, or the significant 8 bits (in the case of BR24S64-W) of word address are designated arbitrarily, by continuing data input of 2 bytes or more, the address of insignificant 5 bits is incremented internally, and data up to 32 bytes can be written.
- As for page write cycle of BR24S128-W and BR24S256-W, after the significant 9 bit (in the case of BR24S128-W) of word address, or the significant 10bit (in the case of BR24S256-W) of word address are designated arbitrarily, by continuing data input of 64 bytes or more.

1 0 1 0 1 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0 **1** 0

Figure 36. Difference of slave address each type

Note)




ONotes on page write cycle List of numbers of page write

Number of pages	16Byte	32Byte	64Byte
Product number	BR24S08-W	BR24S32-W	BR24S128-W
	BR24S16-W	BR24S64-W	BR24S256-W

The above numbers are maximum bytes for respective types. Any bytes below these can be written. In the case of BR24S256-W, 1 page = 64bytes, but the page write cycle write time is 5ms at maximum for 64byte bulk write. It does not stand 5ms at maximum \times 64byte = 320ms(Max.).

OInternal address increment

Page write mode (in the case of BR24S16-W)



For example, when it is started from address 0Eh, therefore, increment is made as below, 0Eh→0Fh→00h→01h···, which please note. * 0Eh···16 in hexadecimal, therefore, 00001110 becomes a binary number.

OWrite protect (WP) terminal

Write protect (WP) function

When WP terminal is set Vcc (H level), data rewrite of all address is prohibited. When it is set GND (L level), data rewrite of all address is enabled. Be sure to connect this terminal to Vcc or GND, or control it to H level or L level. Do not use it open. At extremely low voltage at power ON/OFF, by setting the WP terminal 'H', mistake write can be prevented. During tWR, set the WP terminal always to 'L'. If it is set 'H', write is forcibly terminated.

Read Command

ORead cycle

Data of EEPROM is read. In read cycle, there are random read cycle and current read cycle. Random read cycle is a command to read data by designating address, and is used generally. Current read cycle is a command to read data of internal address register without designating address, and is used when to verify just after write cycle. In both the read cycles, sequential read cycle is available, and the next address data can be read in succession.





Figure 42. Sequential read cycle (in the case of current read cycle)

- In random read cycle, data of designated word address can be read.

- When the command just before current read cycle is random read cycle, current read cycle (each including sequential read cycle), data of incremented last read address (n)-th address, i.e., data of the (n+1)-th address is output.
- When ACK signal 'LOW' after D0 is detected, and stop condition is not sent from master (µ-COM) side, the next address data can be read in succession.
- Read cycle is ended by stop condition where 'H' is input to ACK signal after D0 and SDA signal is started at SCL signal 'H'.
- When 'H' is not input to ACK signal after D0, sequential read gets in, and the next data is output.
- Therefore, read command cycle cannot be ended. When to end read command cycle, be sure input stop condition to input 'H' to ACK signal after D0, and to start SDA at SCL signal 'H'.
- Sequential read is ended by stop condition where 'H' is input to ACK signal after arbitrary D0 and SDA is started at SCL signal 'H'.

Note)



- *1 BR24S16-W A2 becomes P2.
- *2 BR24S08/16-W A1 becomes P1.
- *3 BR24S08/16-W A0 becomes P0.

Figure 43. Difference of slave address of each type

Software reset

Software reset is executed when to avoid malfunction after power on, and to reset during command input. Software reset has several kinds, and 3 kids of them are shown in the figure below. (Refer to Figure 44(a), Figure 44 (b), Figure 44 (c).) In dummy clock input area, release the SDA bus ('H' by pull up). In dummy clock area, ACK output and read data '0' (both 'L' level) may be output from EEPROM, therefore, if 'H' is input forcibly, output may conflict and over current may flow, leading to instantaneous power failure of system power source or influence upon devices.




Figure 44-(a) The case of 14 Dummy clock + START + START + command input





Figure 44-(b) The case of START+9 Dummy clock + START + command



* Start command from START input.

Figure 44-(c) START × 9 + command input

Acknowledge polling

During internal write, all input commands are ignored, therefore ACK is not sent back. During internal automatic write execution after write cycle input, next command (slave address) is sent, and if the first ACK signal sends back 'L', then it means end of write action, while if it sends back 'H', it means now in writing. By use of acknowledge polling, next command can be executed without waiting for tWR = 5ms.

When to write continuously, $R/\overline{W} = 0$, when to carry out current read cycle after write, slave address $R/\overline{W} = 1$ is sent, and if ACK signal sends back 'L', then execute word address input and data so forth.




Figure 45. Case to continuously write by acknowledge polling

WP valid timing (write cancel)

WP is usually fixed to 'H' or 'L', but when WP is used to cancel write cycle and so forth, pay attention to the following WP valid timing. During write cycle execution, in cancel valid area, by setting WP='H', write cycle can be cancelled. In both byte write cycle and page write cycle, the area from the first start condition of command to the rise of clock to taken in D0 of data(in page write cycle, the first byte data) is cancel invalid area.

WP input in this area becomes Don't care. Set the setup time to rise of D0 taken 100ns or more. The area from the rise of SCL to take in D0 to the end of internal automatic write (tWR) is cancel valid area. And, when it is set WP='H' during tWR, write is ended forcibly, data of address under access is not guaranteed, therefore, write it once again.(Refer to Figure 46.) After execution of forced end by WP standby status gets in, so there is no need to wait for tWR (5ms at maximum).




Figure 46. WP valid timing

Command cancel by start condition and stop condition

During command input, by continuously inputting start condition and stop condition, command can be cancelled. (Refer to Figure 47.)

However, in ACK output area and during data read, SDA bus may output 'L', and in this case, start condition and stop condition cannot be input, so reset is not available. Therefore, execute software reset. And when command is cancelled by start. stop condition, during random read cycle, sequential read cycle, or current read cycle, internal setting address is not determined, therefore, it is not possible to carry out current read cycle in succession. When to carry out read cycle in succession, carry out random read cycle.




Figure 47. Case of cancel by start, stop condition during slave address input

I/O peripheral circuit

OPull up resistance of SDA terminal

SDA is NMOS open drain, so requires pull up resistance. As for this resistance value (R_{PU}), select an appropriate value to this resistance value from microcontroller V_{IL} , I_L , and V_{OL} - I_{OL} characteristics of this IC. If R_{PU} is large, action frequency is limited. The smaller the R_{PU} , the larger the consumption current at action.

OMaximum value of R_{PU}

The maximum value of R_{PU} is determined by the following factors.

(1)SDA rise time to be determined by the capacitance (CBUS) of bus line of R_{PU} and SDA should be tR or below. And AC timing should be satisfied even when SDA rise time is late.


(2)The bus electric potential (A) to be determined by input leak total (I_L) of device connected to bus output of 'H' to SDA bus and R_{PU} should sufficiently secure the input 'H' level (V_{IH}) of microcontroller and EEPROM including recommended noise margin 0.2Vcc.


Vcc - $I_L R_{PU}$ - 0.2Vcc $\geq V_{IH}$

 $\therefore \quad \mathsf{RPU} \quad \leq \frac{0.8\mathsf{VCC} - \mathsf{VIH}}{\mathsf{IL}}$

Ex.) When Vcc = 3V, I_L =10µA, V_{IH} = 0.7Vcc from(2)

$$\begin{array}{rcl} \text{RPU} & \leq & \frac{0.8 \times 3 - 0.7 \times 3}{10 \times 10^{-6}} \\ & \leq & 30 & [\text{k}\Omega] \end{array}$$





The minimum value of R_{PU} is determined by the following factors. (1)When IC outputs LOW, it should be satisfied that $V_{OLMAX}{=}0.4V$

and IOLMAX=3mA.

$$\frac{V_{CC} - V_{OL}}{R_{PU}} \leq I_{OL}$$

$$\cdot R_{PU} \geq \frac{V_{CC} - V_{OL}}{I_{OL}}$$

Figure 48. I/O circuit diagram

(2) V_{OLMAX} =0.4V should secure the input 'L' level (V_{IL}) of microcontroller and EEPROM including recommended noise margin 0.1Vcc. $V_{OLMAX} \leq V_{IL}$ -0.1 Vcc

Ex.) When Vcc= 3V, V_{OL}0.4V, I_{OL}=3mA, microcontroller, EEPROM V_{IL}=0.3Vcc from(1),

$$RPU \geq \frac{3-0.4}{3\times 10}$$
$$\geq 867 \quad [\Omega]$$

And

Ľ

 $V_{OL}=0.4 [V]$ $V_{IL}=0.3 \times 3$ =0.9 [V]

Therefore, the condition (2) is satisfied.

OPull up resistance of SCL terminal

When SCL control is made at CMOS output port, there is no need, but in the case there is timing where SCL becomes 'Hi-Z', add a pull up resistance. As for the pull up resistance, one of several k Ω to several ten k Ω is recommended in consideration of drive performance of output port of microcontroller.

•A0, A1, A2, WP process

OProcess of device address terminals (A0,A1,A2)

Check whether the set device address coincides with device address input sent from the master side or not, and select one among plural devices connected to a same bus. Connect this terminal to pull up or pull down, or Vcc or GND. And, pins (Don't use PIN) not used as device address may be set to any of 'H', 'L', and 'Hi-Z'. Types with Don't use PIN BR24S08F/FJ/FV/FVT/FVM/FVJ/NUX-W A0, A1

BR24S08F/FJ/FV/FVT/FVM/FVJ/NUX-W A0, A1 BR24S16F/FJ/FV/FVT/FVM/FVJ/NUX-W A0, A1, A2


OProcess of WP terminal

WP terminal is the terminal that prohibits and permits write in hardware manner. In 'H' status, only READ is available and WRITE of all address is prohibited. In the case of 'L', both are available. In the case of use it as an ROM, it is recommended to connect it to pull up or Vcc. In the case to use both READ and WRITE, control WP terminal or connect it to pull down or GND.

Cautions on microcontroller connection

ORs

In I²C BUS, it is recommended that SDA port is of open drain input/output. However, when to use CMOS input / output of tri state to SDA port, insert a series resistance Rs between the pull up resistance Rpu and the SDA terminal of EEPROM. This is controls over current that occurs when PMOS of the microcontroller and NMOS of EEPROM are turned ON simultaneously. Rs also plays the role of protection of SDA terminal against surge. Therefore, even when SDA port is open drain input/output, Rs can be used.



OMaximum value of Rs

The maximum value of Rs is determined by following relations.

(1)SDA rise time to be determined by the capacity (CBUS) of bus line of Rpu and SDA shoulder be tR or below. And AC timing should be satisfied even when SDA rise time is late.

(2)The bus electric potential (A) to be determined by Rpu and Rs the moment when EEPROM outputs 'L' to SDA bus should sufficiently secure the input 'L' level (V_{IL}) of microcontroller including recommended noise margin 0.1Vcc.





Figure 51. I/O circuit

OMaximum value of Rs

The minimum value of Rs is determined by over current at bus collision. When over current flows, noises in power source line, and instantaneous power failure of power source may occur. When allowable over current is defined as I, the following relation must be satisfied. Determine the allowable current in consideration of impedance of power source line in set and so forth. Set the over current to EEPROM 10mA or below.



$$\frac{Vcc}{RS} \leq I$$

$$RS \geq \frac{Vcc}{Vcc}$$

I

Example) When Vcc=3V, I=10mA

$$RS \geq \frac{3}{10 \times 10 \cdot 3}$$

≧300[Ω]

●I²C BUS input / output circuit

OInput (A0, A1, A2, SCL, WP)




Figure 53. Input pin circuit diagram

OInput/Output (SDA)




Figure 54. Input /output pin circuit diagram

Notes on power ON

At power on, in IC internal circuit and set, Vcc rises through unstable low voltage area, and IC inside is not completely reset, and malfunction may occur. To prevent this, functions of POR circuit and LVCC circuit are equipped. To assure the action, observe the following condition at power on.

- 1. Set SDA = 'H' and SCL ='L' or 'H'
- 2. Start power source so as to satisfy the recommended conditions of tR, tOFF, and Vbot for operating POR circuit.





Figure 55. Rise waveform diagram

3. Set SDA and SCL so as not to become 'Hi-Z'.

When the above conditions 1 and 2 cannot be observed, take the following countermeasures.

a) In the case when the above conditions 1 cannot be observed. When SDA becomes 'L' at power on. →Control SCL and SDA as shown below, to make SCL and SDA, 'H' and 'H'.



b) In the case when the above condition 2 cannot be observed.

 \rightarrow After power source becomes stable, execute software reset(Page 17).

c) In the case when the above conditions 1 and 2 cannot be observed.

Low voltage malfunction prevention function

LVCC circuit prevents data rewrite action at low power, and prevents wrong write. At LVCC voltage (Typ. =1.2V) or below, it prevent data rewrite.

•Vcc noise countermeasures

OBypass capacitor

When noise or surge gets in the power source line, malfunction may occur, therefore, for removing these, it is recommended to attach a by pass capacitor (0.1µF) between IC Vcc and GND. At that moment, attach it as close to IC as possible.

And, it is also recommended to attach a bypass capacitor between board Vcc and GND.

Notes for Use

- (1) Described numeric values and data are design representative values, and the values are not guaranteed.
- (2) We believe that application circuit examples are recommendable, however, in actual use, confirm characteristics further sufficiently. In the case of use by changing the fixed number of external parts, make your decision with sufficient margin in consideration of static characteristics and transition characteristics and fluctuations of external parts and our LSI.
- (3) Absolute maximum ratings

If the absolute maximum ratings such as impressed voltage and action temperature range and so forth are exceeded, LSI may be destructed. Do not impress voltage and temperature exceeding the absolute maximum ratings. In the case of fear exceeding the absolute maximum ratings, take physical safety countermeasures such as fuses, and see to it that conditions exceeding the absolute maximum ratings should not be impressed to LSI.

(4) GND electric potential

Set the voltage of GND terminal lowest at any action condition. Make sure that each terminal voltage is lower than that of GND terminal.

(5) Terminal design

In consideration of permissible loss in actual use condition, carry out heat design with sufficient margin.

(6) Terminal to terminal shortcircuit and wrong packaging

When to package LSI onto a board, pay sufficient attention to LSI direction and displacement. Wrong packaging may destruct LSI. And in the case of shortcircuit between LSI terminals and terminals and power source, terminal and GND owing to foreign matter, LSI may be destructed.

(7) Use in a strong electromagnetic field may cause malfunction, therefore, evaluate design sufficiently.

Status of this document

The Japanese version of this document is formal specification. A customer may use this translation version only for a reference to help reading the formal version.

If there are any differences in translation version of this document formal version takes priority.

Ordering Information

Product Code Description

	В	R	2	4	S	Х	Х	х	х	Х	Х	-	W	хх
Power	pe ing temperatur source Voltage 40°C to+85°C/ 1.7V to 5.5V			<u> </u>										
Capaci														
08=8K 16=16K														
32=32K														
Packag														
F	:SOP8													
FJ	:SOP-J8													
FV	: SSOP-B8													
FVT	: TSSOP-B8													
FVJ	: TSSOP-B8J													
FVM	: MSOP8													
	: VSON008X2													


Packaging and forming specification


E2 : Embossed tape and reel (SOP8,SOP-J8, SSOP-B8,TSSOP-B8, TSSOP-B8J)

TR : Embossed tape and reel (MSOP8, VSON008X2030)


Physical Dimension Tape and Reel Information







Physical Dimension Tape and Reel Information - continued



<tape and="" r<="" th=""><th>eel information></th></tape>	eel information>
Таре	Embossed carrier tape
Quantity	2500pcs
Direction of feed	E2 (The direction is the 1pin of product is at the upper left when you hold reel on the left hand and you pull out the tape on the right hand)
	Ipin Direction of feed *Order quantity needs to be multiple of the minimum quantity.