



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



Serial EEPROM Series Standard EEPROM I²C BUS EEPROM (2-Wire) BR24T08-W

General Description

BR24T08-W is a serial EEPROM of I²C BUS Interface Method

Features

- Completely conforming to the world standard I²C BUS.
All controls available by 2 ports of serial clock (SCL) and serial data (SDA)
- Other devices than EEPROM can be connected to the same port, saving microcontroller port
- 1.6V to 5.5v Single Power Source Operation most suitable for battery use
- 1.6V to 5.5V wide limit of operating voltage, possible FAST MODE 400kHz operation
- Page Write Mode useful for initial value write at factory shipment
- Self-timed Programming Cycle
- Low current Consumption
- Prevention of Write Mistake
 - Write (Write Protect) Function added
 - Prevention of Write Mistake at Low Voltage
- More than 1 million write cycles
- More than 40 years data retention
- Noise filter built in SCL / SDA terminal
- Initial delivery state FFh

Packages W(Typ) x D(Typ) x H(Max)




Figure 1.

BR24T08-W

Capacity	Bit Format	Type	Power Source Voltage	Package
8Kbit	1K×8	BR24T08-W	1.6V to 5.5V	DIP-T8
		BR24T08F-W		SOP8
		BR24T08FJ-W		SOP-J8
		BR24T08FV-W		SSOP-B8
		BR24T08FVT-W		TSSOP-B8
		BR24T08FVJ-W		TSSOP-B8J
		BR24T08FVM-W		MSOP8
		BR24T08NUX-W		VSON008X2030

Absolute Maximum Ratings (Ta=25°C)

Parameter	Symbol	Rating	Unit	Remark
Supply Voltage	V _{CC}	-0.3 to +6.5	V	
Power Dissipation	Pd	450 (SOP8)	mW	Derate by 4.5mW/°C when operating above Ta=25°C
		450 (SOP-J8)		Derate by 4.5mW/°C when operating above Ta=25°C
		300 (SSOP-B8)		Derate by 3.0mW/°C when operating above Ta=25°C
		330 (TSSOP-B8)		Derate by 3.3mW/°C when operating above Ta=25°C
		310 (TSSOP-B8J)		Derate by 3.1mW/°C when operating above Ta=25°C
		310 (MSOP8)		Derate by 3.1mW/°C when operating above Ta=25°C
		300 (VSON008X2030)		Derate by 3.0mW/°C when operating above Ta=25°C
		800 (DIP-T8)		Derate by 8.0mW/°C when operating above Ta=25°C
Storage Temperature	T _{stg}	-65 to +150	°C	
Operating Temperature	T _{opr}	-40 to +85	°C	
Input Voltage/ Output Voltage	-	-0.3 to V _{CC} +1.0	V	The Max value of input voltage / output voltage is not over 6.5V. When the pulse width is 50ns or less the Min value of input voltage / output voltage is not lower than -0.8V.
Junction Temperature	T _{jmax}	150	°C	Junction temperature at the storage condition
Electrostatic discharge voltage (human body model)	V _{ESD}	-4000 to +4000	V	

Memory Cell Characteristics (Ta=25°C, V_{CC}=1.6V to 5.5V)

Parameter	Limit			Unit
	Min	Typ	Max	
Write Cycles ⁽¹⁾	1,000,000	-	-	Times
Data Retention ⁽¹⁾	40	-	-	Years

(1) Not 100% TESTED

Recommended Operating Ratings

Parameter	Symbol	Rating	Unit
Power Source Voltage	V _{CC}	1.6 to 5.5	V
Input Voltage	V _{IN}	0 to V _{CC}	

DC Characteristics (Unless otherwise specified, Ta= -40°C to +85°C, V_{CC}=1.6V to 5.5V)

Parameter	Symbol	Limit			Unit	Conditions
		Min	Typ	Max		
Input High Voltage1	V _{IH1}	0.7V _{CC}	-	V _{CC} +1.0	V	1.7V ≤ V _{CC} ≤ 5.5V
Input Low Voltage1	V _{IL1}	-0.3 ⁽²⁾	-	+0.3V _{CC}	V	1.7V ≤ V _{CC} ≤ 5.5V
Input High Voltage2	V _{IH2}	0.8V _{CC}	-	V _{CC} +1.0	V	1.6V ≤ V _{CC} < 1.7V
Input Low Voltage2	V _{IL2}	-0.3 ⁽²⁾	-	+0.2V _{CC}	V	1.6V ≤ V _{CC} < 1.7V
Output Low Voltage1	V _{OL1}	-	-	0.4	V	I _{OL} =3.0mA, 2.5V ≤ V _{CC} ≤ 5.5V (SDA)
Output Low Voltage2	V _{OL2}	-	-	0.2	V	I _{OL} =0.7mA, 1.6V ≤ V _{CC} < 2.5V (SDA)
Input Leakage Current	I _{LI}	-1	-	+1	μA	V _{IN} =0 to V _{CC}
Output Leakage Current	I _{LO}	-1	-	+1	μA	V _{OUT} =0 to V _{CC} (SDA)
Supply Current (Write)	I _{CC1}	-	-	2.0	mA	V _{CC} =5.5V, f _{SCL} =400kHz, t _{WR} =5ms, Byte write, Page write
Supply Current (Read)	I _{CC2}	-	-	0.5	mA	V _{CC} =5.5V, f _{SCL} =400kHz Random read, current read, sequential read
Standby Current	I _{SB}	-	-	2.0	μA	V _{CC} =5.5V, SDA · SCL=V _{CC} A0,A1,A2=GND,WP=GND

(2) When the pulse width is 50ns or less, it is -0.8V.


AC Characteristics (Unless otherwise specified, Ta= -40°C to +85°C, Vcc=1.6V to 5.5V)

Parameter	Symbol	Limit			Unit
		Min	Typ	Max	
Clock Frequency	f _{SCL}	-	-	400	kHz
Data Clock High Period	t _{HIGH}	0.6	-	-	μs
Data Clock Low Period	t _{LOW}	1.2	-	-	μs
SDA,SCL(INPUT) Rise Time ⁽¹⁾	t _R	-	-	1.0	μs
SDA,SCL (INPUT)Fall Time ⁽¹⁾	t _{F1}	-	-	1.0	μs
SDA(OUTPUT)Fall Time ⁽¹⁾	t _{F2}	-	-	0.3	μs
Start Condition Hold Time	t _{HD:STA}	0.6	-	-	μs
Start Condition Setup Time	t _{SU:STA}	0.6	-	-	μs
Input Data Hold Time	t _{HD:DAT}	0	-	-	ns
Input Data Setup Time	t _{SU:DAT}	100	-	-	ns
Output Data Delay Time	t _{PD}	0.1	-	0.9	μs
Output Data Hold Time	t _{DH}	0.1	-	-	μs
Stop Condition Setup Time	t _{SU:STO}	0.6	-	-	μs
Bus Free Time	t _{BUF}	1.2	-	-	μs
Write Cycle Time	t _{WR}	-	-	5	ms
Noise Spike Width (SDA and SCL)	t _I	-	-	0.1	μs
WP Hold Time	t _{HD:WP}	1.0	-	-	μs
WP Setup Time	t _{SU:WP}	0.1	-	-	μs
WP High Period	t _{HIGH:WP}	1.0	-	-	μs

(1) Not 100% TESTED.

Condition Input Data Level: V_{IL}=0.2×V_{cc} V_{IH}=0.8×V_{cc}
 Input Data Timing Reference Level: 0.3×V_{cc}/0.7×V_{cc}
 Output Data Timing Reference Level: 0.3×V_{cc}/0.7×V_{cc}
 Rise/Fall Time: ≤20ns

Serial Input / Output Timing



OInput read at the rise edge of SCL
 OData output in sync with the fall of SCL

Figure 2-(a). Serial Input / Output Timing




Figure 2-(b). Start-stop Bit Timing




Figure 2-(c). Write Cycle Timing




Figure 2-(d). WP Timing at Write Execution




Figure 2-(e). WP Timing at Write Cancel

Block Diagram





Figure 3. Block Diagram

Pin Configuration



Pin Descriptions

Terminal Name	Input/Output	Descriptions
A0	-	Don't use ⁽¹⁾
A1	-	Don't use ⁽¹⁾
A2	Input	Slave address setting ⁽²⁾
GND	-	Reference voltage of all input / output, 0V
SDA	Input/Output	Serial data input serial data output
SCL	Input	Serial clock input
WP	Input	Write protect terminal
VCC	-	Connect the power source

(1) Pins not used as device address may be set to any of 'H', 'L', and 'Hi-Z'

(2) A2 is not allowed to use as open..

Typical Performance Curves




Figure 4. Input High Voltage1,2 vs Supply Voltage (A2, SCL, SDA, WP)




Figure 5. Input Low Voltage1,2 vs Supply Voltage (A2, SCL, SDA, WP)




Figure 6. Output Low Voltage1 vs Output Low Current (V_{CC}=2.5V)




Figure 7. Output Low Voltage2 vs Output Low Current (V_{CC}=1.6V)

Typical Performance Curves - continued




Figure 8. Input Leakage Current vs Supply Voltage (A2, SCL, WP)




Figure 9. Output Leakage Current vs Supply Voltage (SDA)




Figure 10. Supply Current (Write) vs Supply Voltage (f_{SCL}=400kHz)




Figure 11. Supply Current (Read) vs Supply Voltage (f_{SCL}=400kHz)

Typical Performance Curves - continued




Figure 12. Standby Current vs Supply Voltage




Figure 13. Clock Frequency vs Supply Voltage




Figure 14. Data Clock High Period vs Supply Voltage




Figure 15. Data Clock Low Period vs Supply Voltage

Typical Performance Curves - continued




Figure 16. Start Condition Hold Time vs Supply Voltage




Figure 17. Start Condition Setup Time vs Supply Voltage




Figure 18. Input Data Hold Time vs Supply Voltage (HIGH)




Figure 19. Input Data Hold Time vs Supply Voltage (LOW)

Typical Performance Curves - continued




Figure 20. Input Data Setup Time vs Supply Voltage (HIGH)




Figure 21. Input Data Setup Time vs Supply Voltage (LOW)




Figure 22. 'L' Output Data Delay Time vs Supply Voltage




Figure 23. 'H' Output Data Delay Time vs Supply Voltage

Typical Performance Curves - continued




Figure 24. Stop Condition Setup Time vs Supply Voltage




Figure 25. Bus Free Time vs Supply Voltage




Figure 26. Write Cycle Time vs Supply Voltage




Figure 27. Noise Spike Width vs Supply Voltage (SCL H)

Typical Performance Curves - continued




Figure 28. Noise Spike Width vs Supply Voltage (SCL L)




Figure 29. Noise Spike Width vs Supply Voltage (SDA H)




Figure 30. Noise Spike Width vs Supply Voltage (SDA L)




Figure 31. WP Hold Time vs Supply Voltage

Typical Performance Curves - continued




Figure 32. WP Setup Time vs Supply Voltage




Figure 33. WP High Period vs Supply Voltage

Timing Chart

1. I²C BUS Data Communication

I²C BUS data communication starts by start condition input, and ends by stop condition input. Data is always 8bit long, and acknowledge is always required after each byte. I²C BUS data communication with several devices is possible by connecting with 2 communication lines: serial data (SDA) and serial clock (SCL).

Among the devices, there should be a "master" that generates clock and control communication start and end. The rest become "slave" which are controlled by an address peculiar to each device, like this EEPROM. The device that outputs data to the bus during data communication is called "transmitter", and the device that receives data is called "receiver".




Figure 34. Data Transfer Timing

2. Start Condition (Start Bit Recognition)

- (1) Before executing each command, start condition (start bit) where SDA goes from 'HIGH' down to 'LOW' when SCL is 'HIGH' is necessary.
- (2) This IC always detects whether SDA and SCL are in start condition (start bit) or not, therefore, unless this condition is satisfied, any command cannot be executed.

3. Stop Condition (Stop Bit Recognition)

- (1) Each command can be ended by a stop condition (stop bit) where SDA goes from 'LOW' to 'HIGH' while SCL is 'HIGH'.

4. Acknowledge (ACK) Signal

- (1) The acknowledge (ACK) signal is a software rule to show whether data transfer has been made normally or not. In a master-slave communication, the device (Ex. μ -COM sends slave address input for write or read command, to this IC) at the transmitter (sending) side releases the bus after output of 8bit data.
- (2) The device (Ex. This IC receives the slave address input for write or read command from the μ -COM) at the receiver (receiving) side sets SDA 'LOW' during the 9th clock cycle, and outputs acknowledge signal (ACK signal) showing that it has received the 8bit data.
- (3) This IC, after recognizing start condition and slave address (8bit), outputs acknowledge signal (ACK signal) 'LOW'.
- (4) After receiving 8bit data (word address and write data) during each write operation, this IC outputs acknowledge signal (ACK signal) 'LOW'.
- (5) During read operation, this IC outputs 8bit data (read data) and detects acknowledge signal (ACK signal) 'LOW'. When acknowledge signal (ACK signal) is detected, and stop condition is not sent from the master (μ -COM) side, this IC continues to output data. When acknowledge signal (ACK signal) is not detected, this IC stops data transfer, recognizes stop condition (stop bit), and ends read operation. Then this IC becomes ready for another transmission.

5. Device Addressing

- (1) Slave address comes after start condition from master.
- (2) The significant 4 bits of slave address are used for recognizing a device type. The device code of this IC is fixed to '1010'.
- (3) Next slave addresses (A2 --- device address) are for selecting devices, and plural ones can be used on a same bus according to the number of device addresses.
- (4) The most insignificant bit (R/W --- READ / WRITE) of slave address is used for designating write or read operation, and is as shown below.

Setting R/\bar{W} to 0 ----- write (setting 0 to word address setting of random read)

Setting R/\bar{W} to 1 ----- read

Slave Address	Maximum Number of Connected Buses
1 0 1 0 A2 P1 P0 R/\bar{W}	2

P0 and P1 are page select bits.

Write Command

1. Write Cycle

- (1) Arbitrary data can be written to this EEPROM. When writing only 1 byte, Byte Write is normally used, and when writing continuous data of 2 bytes or more, simultaneous write is possible by Page Write cycle. The maximum number of bytes is specified per device of each capacity. Up to 8 arbitrary bytes can be written.




Figure 35. Byte Write Cycle





Figure 36. Page Write Cycle

- (2) During internal write execution, all input commands are ignored, therefore ACK is not returned.
- (3) Data is written to the address designated by word address (n-th address)
- (4) By issuing stop bit after 8bit data input, internal write to memory cell starts.
- (5) When internal write is started, command is not accepted for t_{WR} (5ms at maximum).
- (6) Using page write cycle, writing in bulk is done as follows: When data of more than 16 bytes is sent, the bytes in excess overwrite the data already sent first.
(Refer to "Internal address increment")
- (7) As for page write command BR24T08-W, where 2 or more bytes of data is intended to be written, after the page select bits 'P0', and 'P1' of slave address are designated arbitrarily, only the value of 4 least significant bits in the address is incremented internally, so that data up to 16 bytes of memory only can be written.

In the case BR24T08-W, 1 page=16bytes, but the page write cycle time is 5ms at maximum for 16byte bulk write. It does not stand 5ms at maximum \times 16byte=80ms (Max) .

2. Internal Address Increment

Page write mode (in the case of BR24T08-W)



For example, when it is started from address 0Eh, then, increment is made as below,
0Eh→0Fh→00h→01h... please take note.

※0Eh...0E in hexadecimal, therefore,
00001110 becomes a binary number.

3. Write Protect (WP) Terminal

Write Protect (WP) Function

When WP terminal is set at Vcc (H level), data rewrite of all addresses is prohibited. When it is set at GND (L level), data rewrite of all address is enabled. Be sure to connect this terminal to Vcc or GND, or control it to H level or L level. Do not use it open.

In case of using it as ROM, it is recommended to connect it to pull up or Vcc.

At extremely low voltage at power ON / OFF, by setting the WP terminal 'H', write error can be prevented.

Read Command

1. Read Cycle

Read cycle is when data of EEPROM is read. Read cycle could be random read cycle or current read cycle. Random read cycle is a command to read data by designating a specific address, and is used generally. Current read cycle is a command to read data of internal address register without designating an address, and is used when to verify just after write cycle. In both the read cycles, sequential read cycle is available where the next address data can be read in succession.




Figure 37. Random Read Cycle




Figure 38. Current Read Cycle




Figure 39. Sequential Read Cycle (in the case of current read cycle)

- (1) In random read cycle, data of designated word address can be read.
- (2) When the command just before current read cycle is random read cycle, current read cycle (each including sequential read cycle), data of incremented last read address (n)-th, i.e., data of the (n+1)-th address is output.
- (3) When ACK signal 'LOW' after D0 is detected, and stop condition is not sent from master (μ -COM) side, the next address data can be read in succession.
- (4) Read cycle is ended by stop condition where 'H' is input to ACK signal after D0 and SDA signal goes from 'L' to 'H' while SCL signal is 'H'.
- (5) When 'H' is not input to ACK signal after D0, sequential read gets in, and the next data is output. Therefore, read command cycle cannot be ended. To end read command cycle, be sure to input 'H' to ACK signal after D0, and the stop condition where SDA goes from 'L' to 'H' while SCL signal is 'H'.
- (6) Sequential read is ended by stop condition where 'H' is input to ACK signal after arbitrary D0 and SDA is asserted from 'L' to 'H' while SCL signal is 'H'.

Software Reset

Software reset is executed to avoid malfunction after power on and during command input. Software reset has several kinds and 3 kinds of them are shown in the figure below. (Refer to Figure 40-(a), Figure 40-(b), and Figure 40-(c).) Within the dummy clock input area, the SDA bus is released ('H' by pull up) and ACK output and read data '0' (both 'L' level) may be output from EEPROM. Therefore, if 'H' is input forcibly, output may conflict and over current may flow, leading to instantaneous power failure of system power source or influence upon devices.




Figure 40-(a). The Case of Dummy Clock×14 + START+START+ Command Input




Figure 40-(b). The Case of START + Dummy Clock×9 + START + Command Input




Figure 40-(c). START×9 + Command Input

※Start command from START input.

Acknowledge Polling

During internal write execution, all input commands are ignored, therefore ACK is not returned. During internal automatic write execution after write cycle input, next command (slave address) is sent. If the first ACK signal sends back 'L', then it means end of write operation, else 'H' is returned, which means writing is still in progress. By the use of acknowledge polling, next command can be executed without waiting for $t_{WR} = 5\text{ms}$.

To write continuously, $R/\bar{W} = 0$, then to carry out current read cycle after write, slave address with $R/\bar{W} = 1$ is sent. If ACK signal sends back 'L', and then execute word address input and data output and so forth..




Figure 41. Case of Continuous Write by Acknowledge Polling

WP Valid Timing (Write Cancel)

WP is usually fixed to 'H' or 'L', but when WP is used to cancel write cycle and so on, pay attention to the following WP valid timing. During write cycle execution, inside cancel valid area, by setting WP='H', write cycle can be cancelled. In both byte write cycle and page write cycle, the area from the first start condition of command to the rise of clock to take in D0 of data(in page write cycle, the first byte data) is the cancel invalid area.

WP input in this area becomes 'Don't care'. The area from the rise of SCL to take in D0 to the stop condition input is the cancel valid area. Furthermore, after the execution of forced end by WP, the IC enters standby status.




Figure 42. WP Valid Timing

Command Cancel by Start Condition and Stop Condition

During command input, by continuously inputting start condition and stop condition, command can be cancelled. (Figure 43.) However, within ACK output area and during data read, SDA bus may output 'L'. In this case, start condition and stop condition cannot be input, so reset is not available. Therefore, execute software reset. When command is cancelled by start-stop condition during random read cycle, sequential read cycle, or current read cycle, internal setting address is not determined. Therefore, it is not possible to carry out current read cycle in succession. To carry out read cycle in succession, carry out random read cycle.




Figure 43. Case of Cancel by Start, Stop Condition during Slave Address Input

I/O Peripheral Circuit

1. Pull-up Resistance of SDA Terminal

SDA is NMOS open drain, so it requires a pull up resistor. As for this resistance value (R_{PU}), select an appropriate value from microcontroller V_{IL} , I_L , and V_{OL} - I_{OL} characteristics of this IC. If R_{PU} is large, operating frequency is limited. The smaller the R_{PU} , the larger is the supply current (Read).

2. Maximum Value of R_{PU}

The maximum value of R_{PU} is determined by the following factors.

- (1) SDA rise time to be determined by the capacitance (C_{BUS}) of bus line and R_{PU} of SDA should be t_R or lower. Furthermore, AC timing should be satisfied even when SDA rise time is slow.
- (2) The bus. electric potential (A) to be determined by the input current leak total (I_L) of device connected to bus at output of 'H' to the SDA line and R_{PU} should sufficiently secure the input 'H' level (V_{IH}) of microcontroller and EEPROM including recommended noise margin of $0.2V_{CC}$.

$$V_{CC} - I_L R_{PU} - 0.2 V_{CC} \geq V_{IH}$$

$$\therefore R_{PU} \leq \frac{0.8 V_{CC} - V_{IH}}{I_L}$$

Ex.) $V_{CC} = 3V$ $I_L = 10\mu A$ $V_{IH} = 0.7 V_{CC}$
From (2)

$$R_{PU} \leq \frac{0.8 \times 3 - 0.7 \times 3}{10 \times 10^{-6}}$$

$$\leq 30 [k\Omega]$$




Figure 44. I/O Circuit Diagram

3. Minimum Value of R_{PU}

The minimum value of R_{PU} is determined by the following factors.

- (1) When IC outputs LOW, it should be satisfied that $V_{OLMAX} = 0.4V$ and $I_{OLMAX} = 3mA$.

$$\frac{V_{CC} - V_{OL}}{R_{PU}} \leq I_{OL}$$

$$\therefore R_{PU} \geq \frac{V_{CC} - V_{OL}}{I_{OL}}$$

- (2) $V_{OLMAX} = 0.4V$ should secure the input 'L' level (V_{IL}) of microcontroller and EEPROM including recommended noise margin $0.1V_{CC}$.

$$V_{OLMAX} \leq V_{IL} - 0.1 V_{CC}$$

Ex.) $V_{CC} = 3V$, $V_{OL} = 0.4V$, $I_{OL} = 3mA$, microcontroller, EEPROM $V_{IL} = 0.3V_{CC}$
from (1)

$$R_{PU} \geq \frac{3 - 0.4}{3 \times 10^{-3}}$$

$$\geq 867[\Omega]$$

And $V_{OL} = 0.4 [V]$
 $V_{IL} = 0.3 \times 3$
 $= 0.9 [V]$

Therefore, the condition (2) is satisfied.

4. Pull-up Resistance of SCL Terminal

When SCL control is made at the CMOS output port, there is no need for a pull up resistor. But when there is a time where SCL becomes 'Hi-Z', add a pull up resistor. As for the pull up resistor value, one of several $k\Omega$ to several ten $k\Omega$ is recommended in consideration of drive performance of output port of microcontroller.

Cautions on Microcontroller Connection

1. R_S

In I²C BUS, it is recommended that SDA port is of open drain input/output. However, when using CMOS input / output of tri state to SDA port, insert a series resistance R_S between the pull up resistor R_{PU} and the SDA terminal of EEPROM. This is to control over current that may occur when PMOS of the microcontroller and NMOS of EEPROM are turned ON simultaneously. R_S also plays the role of protecting the SDA terminal against surge. Therefore, even when SDA port is open drain input/output, R_S can be used.




Figure 45. I/O Circuit Diagram




Figure 46. Input / Output Collision Timing

2. Maximum Value of R_S

The maximum value of R_S is determined by the following relations.

- (1) SDA rise time to be determined by the capacitance (C_{BUS}) of bus line and R_{PU} of SDA should be t_R or lower. Furthermore, AC timing should be satisfied even when SDA rise time is slow.
- (2) The bus' electric potential (A) to be determined by R_{PU} and R_S the moment when EEPROM outputs 'L' to SDA bus should sufficiently secure the input 'L' level (V_{IL}) of microcontroller including recommended noise margin of $0.1V_{CC}$.




Figure 47. I/O Circuit Diagram

$$\frac{(V_{CC} - V_{OL}) \times R_S}{R_{PU} + R_S} + V_{OL} + 0.1V_{CC} \leq V_{IL}$$

$$\therefore R_S \leq \frac{V_{IL} - V_{OL} - 0.1V_{CC}}{1.1V_{CC} - V_{IL}} \times R_{PU}$$

$$\text{Ex.) } V_{CC} = 3V \quad V_{IL} = 0.3V_{CC} \quad V_{OL} = 0.4V \quad R_{PU} = 20k\Omega$$

$$R_S \leq \frac{0.3 \times 3 - 0.4 - 0.1 \times 3}{1.1 \times 3 - 0.3 \times 3} \times 20 \times 10^3$$

$$\leq 1.67 \text{ [k}\Omega\text{]}$$

3. Minimum Value of R_S

The minimum value of R_S is determined by over current at bus collision. When over current flows, noises in power source line and instantaneous power failure of power source may occur. When allowable over current is defined as I , the following relation must be satisfied. Determine the allowable current in consideration of the impedance of power source line in set and so forth. Set the over current to EEPROM at 10mA or lower.




Figure 48. I/O Circuit Diagram

$$\frac{V_{CC}}{R_S} \leq I$$

$$\therefore R_S \geq \frac{V_{CC}}{I}$$

$$\text{Ex.) } V_{CC} = 3V \quad I = 10\text{mA}$$

$$R_S \geq \frac{3}{10 \times 10^{-3}}$$

$$\geq 300 \text{ [}\Omega\text{]}$$


I/O Equivalence Circuit**1. Input (A2, SCL, WP)**

Figure 49. Input Pin Circuit Diagram


2. Input / Output (SDA)

Figure 50. Input / Output Pin Circuit Diagram

Power-Up / Down Conditions

At power ON, the IC's internal circuits may go through unstable low voltage area as the Vcc rises, making the IC's internal logic circuit not completely reset, hence, malfunction may occur. To prevent this, the IC is equipped with POR circuit and LVCC circuit. To assure the operation, observe the following conditions at power ON.

1. Set SDA = 'H' and SCL = 'L' or 'H'
2. Start power source so as to satisfy the recommended conditions of t_R , t_{OFF} , and V_{bot} for operating POR circuit.




Figure 51. Rise Waveform Diagram

Recommended conditions of t_R , t_{OFF} , V_{bot}

t_R	t_{OFF}	V_{bot}
10ms or below	10ms or larger	0.3V or below
100ms or below	10ms or larger	0.2V or below

3. Set SDA and SCL so as not to become 'Hi-Z'.

When the above conditions 1 and 2 cannot be observed, take the following countermeasures.

- (1) In the case when the above condition 1 cannot be observed such that SDA becomes 'L' at power ON.
→Control SCL and SDA as shown below, to make SCL and SDA, 'H' and 'H'.




Figure 52. When SCL= 'H' and SDA= 'L'




Figure 53. When SCL='L' and SDA='L'

- (2) In the case when the above condition 2 cannot be observed.
→After power source becomes stable, execute software reset (PAGE 16).
- (3) In the case when the above conditions 1 and 2 cannot be observed.
→Carry out (1), and then carry out (2).

Low Voltage Malfunction Prevention Function

LVCC circuit prevents data rewrite operation at low power, and prevents write error. At LVCC voltage (Typ =1.2V) or below, data rewrite is prevented.

Noise Countermeasures


1. Bypass Capacitor

When noise or surge gets in the power source line, malfunction may occur, therefore, it is recommended to connect a bypass capacitor (0.1 μ F) between IC Vcc and GND pins. Connect the capacitor as close to IC as possible. In addition, it is also recommended to connect a bypass capacitor between board's Vcc and GND.

Operational Notes

1. Described numeric values and data are design representative values only, and the values are not guaranteed.
2. We believe that the application circuit examples in this document are recommendable. However, in actual use, confirm characteristics further sufficiently. If changing the fixed number of external parts is desired, make your decision with sufficient margin in consideration of static characteristics, transient characteristics, and fluctuations of external parts and our LSI.
3. Absolute maximum ratings
If the absolute maximum ratings such as supply voltage, operating temperature range, and so on are exceeded, LSI may be destroyed. Do not supply voltage or subject the IC to temperatures exceeding the absolute maximum ratings. In the case of fear of exceeding the absolute maximum ratings, take physical safety countermeasures such as adding fuses, and see to it that conditions exceeding the absolute maximum ratings should not be supplied to the LSI.
4. GND electric potential
Set the voltage of GND terminal lowest at any operating condition. Make sure that each terminal voltage is not lower than that of GND terminal.
5. Thermal design
Use a thermal design that allows for a sufficient margin by taking into account the permissible power dissipation (Pd) in actual operating conditions.
6. Short between pins and mounting errors
Be careful when mounting the IC on printed circuit boards. The IC may be damaged if it is mounted in a wrong orientation or if pins are shorted together. Short circuit may be caused by conductive particles caught between the pins.
7. Operating the IC in the presence of strong electromagnetic field may cause malfunction, therefore, evaluate design sufficiently.

Part Numbering

**BUS Type**24 : I²C**Operating Temperature/
Power Source Voltage**-40°C to+85°C/
1.6V to 5.5V**Capacity**

08=8K

Package

Blank :DIP-T8

F :SOP8

FJ :SOP-J8

FV :SSOP-B8

FVT :TSSOP-B8

FVJ :TSSOP-B8J


FVM :MSOP8

NUX :VSON008X2030

Double Cell**Packaging and Forming Specification**E2 :EMBOSSSED tape and reel
(SOP8,SOP-J8, SSOP-B8,TSSOP-B8, TSSOP-B8J)TR : Embossed tape and reel
(MSOP8, VSON008X2030)None : Tube
(DIP-T8)


Physical Dimensions Tape and Reel Information

DIP-T8




<Tape and Reel information>

Container	Tube
Quantity	2000pcs
Direction of feed	Direction of products is fixed in a container tube



* Order quantity needs to be multiple of the minimum quantity.

SOP8



<Tape and Reel information>

Tape	Embossed carrier tape
Quantity	2500pcs
Direction of feed	E2 (The direction is the 1pin of product is at the upper left when you hold reel on the left hand and you pull out the tape on the right hand)

