imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





Serial EEPROM Series Automotive EEPROM 125°C Operation SPI BUS EEPROM BR25H010-2C

General Description

BR25H010-2C is a serial EEPROM of SPI BUS interface method.

Features

- High speed clock action up to 10MHz (Max.)
- Wait function by HOLDB terminal.
- Part or whole of memory arrays settable as read only memory area by program.
- 2.5V to 5.5V single power source action most suitable
 - for battery use.
- Page write mode useful for initial value write at factory shipment.
- For SPI bus interface (CPOL, CPHA)=(0, 0), (1, 1)
- Self-timed programming cycle. Low Supply Current
- At write operation (5V) : 1.0mA (Typ.) At read operation (5V) : 1.0mA (Typ.) At standby operation (5V) : 0.1µA (Typ.)
- Address auto increment function at read operation
- Prevention of write mistake Write prohibition at power on. Write prohibition by command code (WRDI). Write prohibition by WPB pin. Write prohibition block setting by status registers (BP1, BP0). Prevention of write mistake at low voltage.

- MSOP8, TSSOP-B8, SOP8, SOP-J8 Package
- Data at shipment Memory array: FFh, status register BP1. BP0:0
- More than 100 years data retention.
- More than 1 million write cycles.
- AEC-Q100 Qualified.

Package



MSOP8

TSSOP-B8 2.90mm x 4.00mm x 0.90mm 3.00mm x 6.40mm x 1.20mm



SOP8 5.00mm x 6.20mm x 1.71mm



SOP-J8 4.90mm x 6.00mm x 1.65mm

Page write

| Number of pages | 16 Byte |
|-----------------|-------------|
| Product Number | BR25H010-2C |

●BR25H010-2C

| Capacity | Bit format | Product Number | Supply Voltage | MSOP8 | TSSOP-B8 | SOP8 | SOP-J8 |
|----------|------------|----------------|----------------|-------|----------|------|--------|
| 1Kbit | 128x8 | BR25H010-2C | 2.5V to 5.5V | • | • | • | • |

OProduct structure : Silicon monolithic integrated circuit OThis product is not designed protection against radioactive rays

●Absolute maximum ratings (Ta=25°C)

| Parameter | Symbol | Limits | Unit |
|-----------------------------|--------|---------------------------|------|
| Supply Voltage | VCC | -0.3 to +6.5 | V |
| | | 380(MSOP8) ^{*1} | |
| Demaissible Dissinction | | 410(TSSOP-B8) *2 | mW |
| Permissible Dissipation | Pd | 560(SOP8) ^{*3} | |
| | | 560(SOP-J8) ^{*4} | |
| Storage Temperature Range | Tstg | -65~+150 | °C |
| Operating Temperature Range | Topr | -40 to +125 | °C |
| Terminal Voltage | — | -0.3 to VCC+0.3 | V |

• When using at Ta=25 $^\circ C$ or higher, 3.1mW(*1) , 3.3mW(*2) , 4.5mW (*3,*4)to be reduced per 1 $^\circ C$

Memory cell characteristics (VCC=2.5V to 5.5V)

| Parameter | | Limits | Unit | Condition | | |
|-------------------|-----------|--------|------|-----------|-----------|--|
| Falameter | Min. | Тур. | Max. | Unit | Condition | |
| | 1,000,000 | _ | _ | Cycles | Ta≦85°C | |
| Write Cycles *5 | 500,000 | _ | _ | Cycles | Ta≦105°C | |
| | 300,000 | _ | _ | Cycles | Ta≦125°C | |
| | 100 | _ | _ | Years | Ta≦25°C | |
| Data Retention *5 | 60 | _ | _ | Years | Ta≦105°C | |
| | 50 | _ | _ | Years | Ta≦125°C | |

*5: Not 100% TESTED

Recommended Operating Ratings

| Parameter | Symbol | Limits | Unit | |
|----------------|--------|------------|------|--|
| Supply Voltage | VCC | 2.5 to 5.5 | V | |
| Input Voltage | Vin | 0 to VCC | | |

●Input / output capacity (Ta=25°C, frequency=5MHz)

| Parameter | Symbol | Conditions | Min | Max | Unit |
|--------------------|-----------------|-----------------------|-----|-----|------|
| Input Capacity *6 | C _{IN} | V _{IN} =GND | _ | 8 | ž |
| Output Capacity *6 | Cout | V _{OUT} =GND | _ | 8 | рF |

*6: Not 100% TESTED

●DC characteristics (Unless otherwise specified, Ta=-40°C to +125°C, VCC=2.5V to 5.5V)


| Parameter | Symbol | Limits | | Linit | Conditions | |
|---------------------------|--------|---------|------|-------------|------------|--|
| i arameter | Symbol | Min. | Тур. | Max. | Onit | Conditions |
| Input High Voltage | VIH | 0.7xVCC | _ | VCC +0.3 | V | 2.5V≦VCC≦5.5V |
| Input Low Voltage | VIL | -0.3 | - | 0.3x VCC | V | 2.5V≦VCC≦5.5V |
| Output Low Voltage | VOL | 0 | _ | 0.4 | V | IOL=2.1mA |
| Output High Voltage | VOH | VCC-0.5 | _ | VCC | V | IOH=-0.4mA |
| Input Leakage Current | ILI | -2 | _ | 2 | μA | V _{IN} =0V to VCC |
| Output Leakage Current | ILO | -2 | _ | 2 | μA | Vout=0V to VCC, CSB=VCC |
| Supply Current | ICC1 | _ | _ | 2.0 | mA | VCC=2.5V,fSCK=5MHz, tE/W=4ms VIH/VIL=0.9VCC/0.1VCC, SO=OPEN Byte write, Page write, Write status register |
| (WRITE) | ICC2 | - | _ | 3.0 | mA | VCC=5.5V,fSCK=5 or 10 MHz, tE/W=4ms VIH/VIL=0.9VCC/0.1VCC, SO=OPEN Byte write, Page write, Write status register |
| | ICC3 | _ | _ | 1.5 | mA | VCC=2.5V,fSCK=5MHz VIH/VIL=0.9VCC/0.1VCC, SO=OPEN Read, Read status register |
| Supply Current (READ) | ICC4 | Ι | _ | 2.0 | mA | VCC=5.5V,fSCK=5MHz VIH/VIL=0.9VCC/0.1VCC, SO=OPEN Read, Read status register |
| | ICC5 | _ | _ | 4.0 | mA | VCC=5.5V,fSCK=10MHz VIH/VIL=0.9VCC/0.1VCC, SO=OPEN Read, Read status register |
| Standby Current | ISB | _ | _ | 10 | μA | VCC=5.5V CSB=HOLDB=WPB=VCC, SCK=SI=VCC or =GND, SO=OPEN |

| Demonster | Ourseland | 2.5V | ′≦VCC≦ | 5.5V | 4.5V | 11.3 | | |
|---------------------------------------|-----------|------|--------|------|------|------|------|------|
| Parameter | Symbol | Min. | Тур. | Max. | Min. | Тур. | Max. | Unit |
| SCK Frequency | fSCK | _ | _ | 5 | _ | _ | 10 | MHz |
| SCK High Time | tSCKWH | 85 | _ | _ | 40 | _ | _ | ns |
| SCK Low Time | tSCKWL | 85 | _ | _ | 40 | _ | — | ns |
| CSB High Time | tCS | 85 | — | — | 40 | — | — | ns |
| CSB Setup Time | tCSS | 90 | — | — | 30 | — | — | ns |
| CSB Hold Time | tCSH | 85 | — | — | 30 | — | — | ns |
| SCK Setup Time | tSCKS | 90 | — | — | 30 | — | — | ns |
| SCK Hold Time | tSCKH | 90 | — | — | 30 | — | — | ns |
| SI Setup Time | tDIS | 20 | _ | _ | 10 | _ | _ | ns |
| SI Hold Time | tDIH | 30 | _ | _ | 10 | _ | — | ns |
| Data Output Delay Time1 | tPD1 | _ | _ | 60 | — | _ | 40 | ns |
| Data Output Delay Time2 (CL2=30pF) | tPD2 | _ | _ | 50 | _ | _ | 30 | ns |
| Output Hold Time | tOH | 0 | — | — | 0 | — | — | ns |
| Output Disable Time | tOZ | _ | _ | 100 | _ | _ | 40 | ns |
| HOLDB Setting | tHFS | 0 | _ | _ | 0 | _ | _ | ns |
| Setup Time | | | | | | | | |
| HOLDB Setting | tHFH | 40 | _ | _ | 30 | _ | _ | ns |
| Hold Time | | | | | | | | - |
| HOLDB Release | tHRS | 0 | _ | _ | 0 | _ | _ | ns |
| Setup Time | | _ | | | | | | - |
| HOLDB Release Hold Time | tHRH | 70 | _ | _ | 30 | _ | _ | ns |
| Time from HOLDB | | | | | | | | |
| to Output High-Z | tHOZ | _ | _ | 100 | _ | _ | 40 | ns |
| Time from HOLDB | | | | | | | | |
| to Output Change | tHPD | | _ | 60 | _ | — | 40 | ns |
| SCK Rise Time ^{*1} | tRC | _ | _ | 1 | _ | — | 1 | μs |
| SCK Fall Time ^{*1} | tFC | — | _ | 1 | _ | _ | 1 | μs |
| OUTPUT Rise Time ^{*1} | tRO | | _ | 40 | — | _ | 40 | ns |
| OUTPUT Fall Time ^{*1} | tFO | - | _ | 40 | _ | _ | 40 | ns |
| Write Time | tE/W | _ | _ | 4 | - | — | 4 | ms |


*1 NOT 100% TESTED

•AC measurement conditions

| Parameter | Symbol | | Unit | | |
|------------------------------------|-----------------|------|------|------|------|
| Farameter | Symbol | Min. | Тур. | Max. | Unit |
| Load Capacity 1 | CL1 | | — | 100 | pF |
| Load Capacity 2 | C _{L2} | 1 | — | 30 | pF |
| Input Rise Time | — | | — | 50 | ns |
| Input Fall Time | — | | — | 50 | ns |
| Input Voltage | — | 0.2 | V | | |
| Input / Output Judgment Voltage | — | 0.3 | V | | |



Serial Input / Output Timing





SI is taken into IC inside in sync with data rise edge of SCK. Input address and data from the most significant bit MSB.





Figure 3. Input / Output timing

SO is output in sync with data fall edge of SCK. Data is output from the most significant bit MSB.





Block diagram




Figure 5. Block diagram

Pin Configuration




Figure 6. Pin assignment diagram

Pin Descriptions

| Terminal number | Terminal name | Input /Output | Function |
|--------------------|------------------|------------------|---|
| 1 | CSB | Input | Chip select input |
| 2 | SO | Output | Serial data output |
| 3 | WPB | Input | Write protect input Write status register command is prohibited. Write command is prohibited. |
| 4 | GND | _ | All input / output reference voltage, 0V |
| 5 | SI | Input | Start bit, ope code, address, and serial data input |
| 6 | SCK | Input | Serial clock input |
| 7 | HOLDB | Input | Hold input Command communications may be suspended temporarily (HOLD status) |
| 8 | VCC | _ | Power source to be connected |

Typical Performance Curves






Figure 9. Output Low Voltage VOL, IOL (Vcc=2.5V)


Figure 10. Output High Voltage VOH, IOH (Vcc=2.5V)

BR25H010-2C



BR25H010-2C





BR25H010-2C








Figure 26. Data Output Delay Time tPD2 (CL=30pF)












Figure 34. Write Cycle Time tE/W

Features

OStatus registers

This IC has status registers. The status registers are of 8 bits and express the following parameters.

BP0 and BP1 can be set by write status register command. These 2 bits are memorized into the EEPROM, therefore are valid even when power source is turned off.

Number of data rewrite times and data hold time are same as characteristics of the EEPROM.

WEN can be set by write enable command and write disable command. WEN becomes write disable status when power source is turned off. R/B is for write confirmation, therefore cannot be set externally.

The value of status register can be read by read status command.

Status registers

| Product number | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
|----------------|-------|-------|-------|-------|-------|-------|-------|-------|
| BR25H010-2C | 1 | 1 | 1 | 1 | BP1 | BP0 | WEN | R/B |

| bit | Memory location | Function | Contents |
|------------|--------------------|---|---|
| BP1 BP0 | EEPROM | EEPROM write disable block designation bit | This designates the write disable area of EEPROM. Write designation areas of product numbers are shown below. |
| WEN | Register | Write and write status register write enable / disable status confirmation bit WEN=0=prohibited , WEN=1=permitted | This confirms prohibited status or permitted status of the write and the write status register. |
| R/B | Register | Write cycle status (READY / BUSY) confirmation bit R/B=0=READY, R/B=1=BUSY | This confirms READY status or BUSY status of the write cycle. |

•Write disable block setting

| BP1 | BP0 | BR25H010-2C |
|-----|-----|-------------|
| 0 | 0 | None |
| 0 | 1 | 60h-7Fh |
| 1 | 0 | 40h-7Fh |
| 1 | 1 | 00h-7Fh |

OWPB pin

By setting WPB=LOW, write command is prohibited. As for BR25H010-2C, both WRITE and WRSR commands are prohibited. However, when write cycle is in execution, no interruption can be made.

| Product number | WRSR | WRITE | |
|----------------|-------------------------|-------------------------|--|
| BR25H010-2C | Prohibition possible | Prohibition possible | |

OHOLDB pin

| By HOLDB pin, data transfer can be interrupted. When SCK="0", by making HOLDB from "1" into"0", data transfer to |
|--|
| EEPROM is interrupted. When SCK = "0", by making HOLDB from "0" into "1", data transfer is restarted. |

Command mode

| Command | | Contents | Ope | codes |
|--|-------------------------|------------------------------|------|-------|
| WREN | Write enable | Write enable command | 0000 | *110 |
| WRDI | Write disable | Write disable command | 0000 | *100 |
| READ | Read | Read command | 0000 | *011 |
| WRITE | Write | Write command | 0000 | *010 |
| RDSR | Read status register | Status register read command | 0000 | *101 |
| WRSR Write status register write command | | 0000 | *001 | |

*:Don't Care

•Timing Chart


1. Write enable (WREN) / disable (WRDI) cycle

| | WREN (WRITE ENABLE): Write enable |
|-----|-------------------------------------|
| CSB | |
| SCK | |
| SI | |
| SO | High-Z *= Don't care |
| | Figure 35. Write enable command |
| | WRDI (WRITE DISABLE): Write disable |
| CSB | |
| SCK | |
| SI | |
| so | High-Z *= Don't care |
| | Figure 36. Write disable |

OThis IC has write enable status and write disable status. It is set to write enable status by write enable command, and it is set to write disable status by write disable command. As for these commands, set CSB LOW, and then input the respective ope codes. The respective commands accept command at the 7-th clock rise. Even with input over 7 clocks, command becomes valid.

When to carry out write and write status register command, it is necessary to set write enable status by the write enable command. If write or write status register command is input in the write disable status, commands are cancelled. And even in the write enable status, once write and write status register command is executed. It gets in the write disable status. After power on, this IC is in write disable status.

2. Read command (READ)



By read command, data of EEPROM can be read. As for this command, set CSB LOW, then input address after read ope code. EEPROM starts data output of the designated address. Data output is started from SCK fall of 15 clock, and from D7 to D0 sequentially. This IC has increment read function. After output of data for 1 byte (8bits), by continuing input of SCK, data of the next address can be read. Increment read can read all the addresses of EEPROM. After reading data of the most significant address, by continuing increment read, data of the most insignificant address is read.




Figure 39. N Byte page write command

By write command, data of EEPROM can be written. As for this command, set CSB LOW, then input address and data after write ope code. Then, by making CSB HIGH, the EEPROM starts writing. The write time of EEPROM requires time of tE/W (Max 4ms). During tE/W, other than status read command is not accepted. Start CSB after taking the last data (D0), and before the next SCK clock starts. At other timing, write command is not executed, and this write command is cancelled. This IC has page write function, and after input of data for 1 byte (8 bits), by continuing data input without starting CSB, data up to 16 bytes can be written for one tE/W. In page write, the insignificant 4 bit of the designated address is incremented internally at every time when data of 1 byte is input and data is written to respective addresses. When data of the maximum bytes or higher is input, address rolls over, and previously input data is overwritten.

Write command is executed when CSB rises between the SCK clock rising edge to recognize the 8th bits of data input and the next SCK rising edge. At other timings the write command is not executed and cancelled (Figure.48 valid timing c). In page write, the CSB valid timing is every 8 bits. If CSB rises at other timings page write is cancelled together with the write command and the input data is reset.

| This colum | ses are | | | | | | |
|------------|---------|------|------|------|--------------|-------------|--------|
| Top addres | page | 16 | buto | | | | |
| | | | | byte | | | 2 |
| page0 | 00h | 01h | 02h | | 0Eh | 0Fh | |
| page 1 | 10h | 11h | 12h | | 1Eh | 1Fh | |
| page 2 | 20h | 21h | 22h | | 2Eh | 2Fh | |
| - | • | • | • | • | • | • | |
| - | • | • | • | • | • | • | |
| • | • | • | • | • | • | • | |
| page m-1 | n-31 | n-30 | n-29 | | n-17 | n-16 | |
| page *2 m | n-15 | n-14 | n-13 | | n-1 | *1 n | |
| | | | | | | <u> </u> | |
| | | | | Tr | nis column | addresse | es are |
| | | | | the | e last addre | ess of this | s page |

Figure 40. EEPROM physical address for Page write command (16Byte)

*1 n=127d=7Fh : BR25H010-2C

^{*2} m=7 : BR25H010-2C

OExample of Page write command

| No. | Addresses of Page0 | 00h | 01h | 02h | 0Eh | 0Fh |
|-----|--------------------|-----|-----|-----|---------|-----|
| 1 | Previous data | 00h | 01h | 02h | 0Eh | 0Fh |
| 2 | 2 bytes input data | AAh | 55h | - | - | - |
| 3 | After No.2 | AAh | 55h | 02h | 0Eh | 0Fh |
| | 19 huto input data | AAh | 55h | AAh | AAh | 55h |
| 4 | 18 byte input data | FFh | 00h | - | - | - |
| 5 | After No. | FFh | 00h | AAh | AAh | 55h |


a : In case of input the data of No.② which is 2 bytes page write command for the data of No.①, EEPROM data changes like No.③.


b : In case of input the data of No.④ which is 18 bytes page write command for the data of No.①, EEPROM data changes like No.⑤.

c : In case of a or b, when write command is cancelled, EEPROM data keep No.(1).

In page write command, when data is set to the last address of a page (e.g. address "1Fh" of page 1), the next data will be set to the top address of the same page (e.g. address "10h" of page 1). This is why page write address increment is available in the same page. As a reference, if of 16 bytes, page write command is executed for 2 bytes the data of the other 14 bytes without addresses will not be changed.

4. Status register write / read command





Write status register command can write status register data. The data can be written by this command are 2 bits, that is, BP1 (bit3) and BP0 (bit2) among 8 bits of status register. By BP1 and BP0, write disable block of EEPROM can be set. As for this command, set CSB LOW, and input ope code of write status register, and input data. Then, by making CSB HIGH, EEPROM starts writing. Write time requires time of tE/W as same as write. As for CSB rise, start CSB after taking the last data bit (bit0), and before the next SCK clock starts. At other timing, command is cancelled. Write disable block is determined by BP1 and BP0, and the block can be selected from 1/4 of memory array, 1/2, and entire memory array. (Refer to the write disable block setting table.)

To the write disabled block, write cannot be made, and only read can be made.




Figure 42. Status register read command

At standby

OCurrent at standby

Set CSB "H", and be sure to set SCK, SI, WPB, HOLDB input "L" or "H". Do not input intermediate electric potential.

OTimina

As shown in Figure 43, at standby, when SCK is "H", even if CSB is fallen, SI status is not read at fall edge. SI status is read at SCK rise edge after fall of CSB. At standby and at power ON/OFF, set CSB "H" status.





Figure 43. Operating timing


WPB cancel valid area

WPB is normally fixed to "H" or "L" for use, but when WPB is controlled so as to cancel write status register command and write command, pay attention to the following WPB valid timing.

While write or write status register command is executed, by setting WPB = "L" in cancel valid area, command can be cancelled. The area from command ope code before CSB rise at internal automatic write start becomes the cancel valid area. However, once write is started, any input cannot be cancelled. WPB input becomes Don't Care, and cancellation becomes invalid.







HOLDB pin

By HOLDB pin, command communication can be stopped temporarily (HOLD status). The HOLDB pin carries out command communications normally when it is HIGH. To get in HOLD status, at command communication, when SCK=LOW, set the HOLDB pin LOW. At HOLD status, SCK and SI become Don't Care, and SO becomes high impedance (High-Z). To release the HOLD status, set the HOLDB pin HIGH when SCK=LOW. After that, communication can be restarted from the point before the HOLD status. For example, when HOLD status is made after A5 address input at read, after release of HOLD status, by starting A4 address input, read can be restarted. When in HOLD status, leave CSB LOW. When it is set CSB=HIGH in HOLD status, the IC is reset, therefore communication after that cannot be restarted.

Method to cancel each command

OREAD

ORDSR

Method to cancel : cancel by CSB = "H"

Method to cancel : cancel by CSB = "H"

| Ope code | Address | Data | | |
|--|---------|--------|--|--|
| 8 bits | 8 bits | 8 bits | | |
| Cancel available in all areas of read mode | | | | |

Figure 46 READ cancel valid timing

 Ope code
 Data

 8 bits
 8 bits

 Cancel available in all areas of rdsr mode
 Image: Cancel available in all areas of rdsr mode

Figure 47 RDSR cancel valid timing

OWRITE, PAGE WRITE

- a : Ope code, address input area. Cancellation is available by CSB="H"
- b : Data input area (D7 to D1 input area) Cancellation is available by CSB="H"
- c : Data input area (D0 area)When CSB is started, write starts.After CSB rise, cancellation cannot be made by any means.

d : tE/W area.
 Cancellation is available by CSB = "H". However, when write starts (CSB is started) in the area c, cancellation cannot be made by any means. And by inputting on SCK clock, cancellation cannot be made. In page write

mode, there is write enable area at every 8 clocks.




Figure 48. WRITE cancel valid timing

- Note 1) If VCC is made OFF during write execution, designated address data is not guaranteed, therefore write it once again.
- Note 2) If CSB is started at the same timing as that of the SCK rise, write execution / cancel becomes unstable, therefore, it is recommended to fall in SCK = "L" area. As for SCK rise, assure timing of tCSS / tCSH or higher.

OWRSR

- a : From ope code to 15 rise. Cancel by CSB ="H".
- b : From 15 clock rise to 16 clock rise (write enable area).
 When CSB is started, write starts.
 After CSB rise, cancellation cannot be made by any means.
- c : After 16 clock rise. Cancel by CSB="H". However, when write starts (CSB is started) in the area b, cancellation cannot be made by any means. And, by inputting on SCK clock, cancellation cannot be made.




Figure 49. WRSR cancel valid timing

Note 1) If VCC is made OFF during write execution, designated address data is not guaranteed, therefore write it once again Note 2) If CSB is started at the same timing as that of the SCK rise, write execution / cancel becomes unstable, therefore, it is recommended to fall in SCK = "L" area. As for SCK rise, assure timing of tCSS / tCSH or higher.

OWREN/WRDI

- a : From ope code to 7-th clock rise, cancel by CSB = "H".
- b : Cancellation is not available when CSB is started after 7-th clock.




Figure 50. WREN/WRDI cancel valid timing


BR25H010-2C


High speed operation

In order to realize stable high speed operations, pay attention to the following input / output pin conditions.

OInput terminal pull up, pull down resistance

When to attach pull up, pull down resistance to EEPROM input terminal, select an appropriate value for the microcontroller VOL, IOL from VIL characteristics of this IC.





· VILE :EEPROM VIL specifications

VOLM : Microcontroller VoL specifications

IOLM :Microcontroller IoL specifications

Figure 51. Pull up resistance

 $R_{PU} \ge \frac{V_{CC} \cdot V_{OLM}}{I_{OLM}} \cdots \bigcirc$ $V_{OLM} \le V_{ILE} \cdots \bigcirc$

Example) When Vcc=5V, V_{ILE}=1.5V, V_{OLM}=0.4V, I_{OLM}=2mA, from the equation (1),

| | 5-0.4 |
|-------------------|--------|
| R _{PU} ≧ | 2×10⁻³ |

∴R_{PU}≦ 2.3[kΩ]

With the value of Rpu to satisfy the above equation, V_{OLM} becomes 0.4V or lower, and with V_{ILE} (=1.5V), the equation 2 is also satisfied.

And, in order to prevent malfunction, mistake write at power ON/OFF, be sure to make CSB pull up.

OPull down resistance

Vонм Microcontroller EEPROM R_{PD}≧ · · · ③ Онм Vон VIHE ····(4) Vонм≧ "H" input "H" output R_{PD} Example) When Vcc=5V, Vohm=Vcc-0.5V, Iohm=0.4mA, $V_{\text{IHE}}=V_{\text{CC}}\times0.7V$, from the equation (3), 0 4×10⁻³ Figure 52. Pull down resistance ∴R_{PU}≧ 11.3[kΩ]

Further, by amplitude VIHE, VILE of signal input to EEPROM, operation speed changes. By inputting signal of amplitude of VCC / GND level to input, more stable high speed operations can be realized. On the contrary, when amplitude of 0.8VCC / 0.2VCC is input, operation speed becomes slow.*1

In order to realize more stable high speed operation, it is recommended to make the values of R_{PU}, R_{PD} as large as possible, and make the amplitude of signal input to EEPROM close to the amplitude of VCC / GND level. (*1 At this moment, operating timing guaranteed value is guaranteed.)

tPD VII characteristics 80 70 Spec 60 PD[ns] 50 40 30 Vcc=2.5V 20 Ta=25℃ VIH=Vcc 10 C_L=100pF 0 0 0.2 0.4 _{VIL[V]} 0.6 0.8

Figure 53. VIL dependency of data output delay time tPD

OSO load capacity condition

Load capacity of SO output terminal affects upon delay characteristic of SO output. (Data output delay time, time from HOLDB to High-Z) In order to make output delay characteristic into higher speed, make SO load capacity small. In concrete, "Do not connect many devices to SO bus", "Make the wire between the controller and EEPROM short", and so forth.

OOther cautions

Make the wire length from the microcontroller to EEPROM input signal same length, in order to prevent setup / hold violation to EEPROM, owing to difference of wire length of each input.

I/O equivalence circuit OOutput circuit






Figure 54. SO output equivalent circuit

OInput circuit








Figure 56. SCK input equivalent circuit




Figure 58. HOLDB input equivalent circuit




Figure 57. SI input equivalent circuit




Figure 59. WPB input equivalent circuit

Power-UP/Down conditions

OAt power ON/OFF, set CSB "H" (=VCC).

When CSB is "L", this IC gets in input accept status (active). If power is turned on in this status, noises and the likes may cause malfunction, mistake write or so. To prevent these, at power ON, set CSB "H". (When CSB is in "H" status, all inputs are canceled.)




Figure 60. CSB timing at power ON/OFF

(Good example) CSB terminal is pulled up to VCC.

At power OFF, take 10ms or higher before supply. If power is turned on without observing this condition, the IC internal circuit may not be reset, which please note.

(Bad example) CSB terminal is "L" at power ON/OFF.

In this case, CSB always becomes "L" (active status), and EEPROM may have malfunction, mistake write owing to noises and the likes.

Even when CSB input is High-Z, the status becomes like this case, which please note.

OLVCC circuit

LVCC (VCC-Lockout) circuit prevents data rewrite action at low power, and prevents wrong write. At LVCC voltage (Typ. =1.9V) or below, it prevent data rewrite.

OP.O.R. circuit

This IC has a POR (Power On Reset) circuit as mistake write countermeasure. After POR action, it gets in write disable status. The POR circuit is valid only when power is ON, and does not work when power is OFF. When power is ON, if the recommended conditions of the following tR, tOFF, and Vbot are not satisfied, it may become write enable status owing to noises and the likes.

Recommended conditions of tR, tOFF, Vbot

tOFF

10ms or higher

10ms or higher

Vbot

0.3V or below

0.2V or below

tR

10ms or below

100ms or below




Figure 61. Rise waveform

•Noise countermeasures

OVCC noise (bypass capacitor)

When noise or surge gets in the power source line, malfunction may occur, therefore, for removing these, it is recommended to attach a bypass capacitor $(0.1\mu F)$ between IC VCC and GND. At that moment, attach it as close to IC as possible. And, it is also recommended to attach a bypass capacitor between board VCC and GND.

OSCK noise

When the rise time (tR) of SCK is long, and a certain degree or more of noise exists, malfunction may occur owing to clock bit displacement. To avoid this, a Schmitt trigger circuit is built in SCK input. The hysteresis width of this circuit is set about 0.2V, if noises exist at SCK input, set the noise amplitude 0.2Vp-p or below. And it is recommended to set the rise time (tR) of SCK 100ns or below. In the case when the rise time is 100ns or higher, take sufficient noise countermeasures. Make the clock rise, fall time as small as possible.

OWPB noise

During execution of write status register command, if there exist noises on WPB pin, mistake in recognition may occur and forcible cancellation may result, which please note. To avoid this, a Schmitt trigger circuit is built in WPB input. In the same manner, a Schmitt trigger circuit is built in CSB input, SI input and HOLDB input too.

Operational Notes

(1) Described numeric values and data are design representative values, and the values are not guaranteed.

(2) Application circuit

Although we can recommend the application circuits contained herein with a relatively high degree of confidence, we ask that you verify all characteristics and specifications of the circuit as well as its performance under actual conditions. Please note that we cannot be held responsible for problems that may arise due to patent infringements or noncompliance with any and all applicable laws and regulations.

(3) Absolute maximum ratings

Operating the IC over the absolute maximum ratings may damage the IC. The damage can either be a short circuit between pins or an open circuit between pins. Therefore, it is important to consider circuit protection measures, such as adding a fuse, in case the IC is operated over the absolute maximum ratings.

(4) Ground Voltage

The voltage of the ground pin must be the lowest voltage of all pins of the IC at all operating conditions. Ensure that no pins are at a voltage below the ground pin at any time, even during transient condition.

(5) Thermal consideration

Use a thermal design that allows for a sufficient margin by taking into account the permissible power dissipation (Pd) in actual operating conditions. Consider Pc that does not exceed Pd in actual operating conditions ($Pc \ge Pd$).

| Package Power dissipation | : Pd (W)=(Tjmax—Ta)/ θ ja | | |
|---|-----------------------------|--|--|
| Power dissipation | : Pc (W)=(Vcc-Vo)×lo+Vcc×lb | | |
| ✓ Tjmax : Maximum junction temperature=150°C, Ta : Peripheral temperature[°C] , | | | |

 θ ja : Thermal resistance of package-ambience[°C/W], Pd : Package Power dissipation [W],

Pc : Power dissipation [W], Vcc : Input Voltage, Vo : Output Voltage, Io : Load, Ib : Bias Current

(6) Short between pins and mounting errors

Be careful when mounting the IC on printed circuit boards. The IC may be damaged if it is mounted in a wrong orientation or if pins are shorted together. Short circuit may be caused by conductive particles caught between the pins.

(7) Operation under strong electromagnetic field Operating the IC in the presence of a strong electromagnetic field may cause the IC to malfunction.