

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









# **Serial EEPROM Series Automotive EEPROM**

# 125°C Operation Microwire BUS EEPROM (3-wire)

# BR93H46-2C

#### **General Description**

BR93H46-2C is a serial EEPROM of serial 3-line interface method


#### **Features**

- Conforming to Microwire BUS
- Withstands Electrostatic Voltage up to 6kV (HBM method typ)
- Wide Temperature Range -40°C to +125°C
- Same package line-up and same pin configuration
- 2.5V to 5.5V Single Supply Voltage Operation
- Address Auto Increment Function at READ Operation
- Prevention of write mistake
  - > Write prohibition at power on
  - > Write prohibition by command code
  - Write mistake prevention circuit at low voltage
- Self-timed programming cycle
- Program Condition Display by READY / BUSY
- Low Supply Current
  - Write Operation (5V): 0.8mA (Typ)
  - Read Operation (5V): 0.5mA (Typ)
  - Standby Operation (5V): 0.1µA (Typ)
- Compact package MSOP8 / TSSOP-B8 / SOP8 / SOP-J8
- High-Reliability using ROHM Original Double-Cell structure
- More than 50 years data retention (Ta≦125°C)
- More than 300,000 write cycles (Ta≦125°C)
- Data set to FFFFh on all addresses at shipment
- AEC-Q100 Qualified

**Package** MSOP8 TSSOP-B8

SOP8 SOP-J8

(Typ) (Typ) (Max) 2.90mm x 4.00mm x 0.90mm 3.00mm x 6.40mm x 1.20mm 5.00mm x 6.20mm x 1.71mm 4.90mm x 6.00mm x 1.65mm





MSOP8

TSSOP-B8





SOP8

SOP-J8

#### BR93H46-2C

D11301170 20	<u> </u>						
	Pa	ackage Type	MSOP8	TSSOP-B8	SOP8	SOP-J8	
Capacity	Bit Format	Product Name	Supply Voltage	RFVM	RFVT	RF	RFJ
1Kbit	64 × 16	BR93H46-2C	2.5V to 5.5V	•	•	•	•

Absolute Maximum Ratings (Ta=25°C)

Parameter	Symbol	Limits	Unit
Supply Voltage	Vcc	-0.3 to +6.5	V
		380 (MSOP8) <sup>(1)</sup>	
Dermissible Dissination	Pd	410 (TSSOP-B8) (2)	mW
Permissible Dissipation	Pd	560 (SOP8) (3)	TIIVV
		560 (SOP-J8) <sup>(4)</sup>	
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C
Operating Temperature Range	T <sub>opr</sub>	-40 to +125	°C
Input Voltage/Output Voltage	-	-0.3 to Vcc+0.3	V

When using at Ta=25°C or higher, 3.1mW(1), 3.3mW(2), 4.5mW(3,4),to be reduced per 1°C.

Memory Cell Characteristics (V<sub>CC</sub>=2.5V to 5.5V)

Parameter		Limits	Unit	Conditions	
Parameter	Min	Тур	Max	Offic	Conditions
	1,000,000	-	-	Cycles	Ta≦85°C
Write Cycles (5)	500,000	-	-	Cycles	Ta≦105°C
	300,000	-	-	Cycles	Ta≦125°C
	100	-	-	Years	Ta≦25°C
Data Retention (5)	60	-	-	Years	Ta≦105°C
	50	1	-	Years	Ta≦125°C

(5) Not 100% TESTED

**Recommended Operating Conditions** 

Parameter	Symbol	Limits	Unit
Supply Voltage	Vcc	2.5 to 5.5	V
Input Voltage	VIN	0 to Vcc	V

DC Characteristics (Unless otherwise specified, Ta=-40°C to +125°C, Vcc=2.5V to 5.5V)

Degranates	Oh al	Limit			11:4	O and this are
Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Input Low Voltage	VIL	-0.3	-	0.3xVcc	٧	
Input High Voltage	VIH	0.7xV <sub>CC</sub>	-	V <sub>CC</sub> +0.3	V	
Output Low Voltage 1	V <sub>OL1</sub>	0	-	0.4	V	I <sub>OL</sub> =2.1mA, 4.0V≦V <sub>CC</sub> ≦5.5V
Output Low Voltage 2	V <sub>OL2</sub>	0	-	0.2	V	Ι <sub>ΟL</sub> =100μΑ
Output High Voltage 1	V <sub>OH1</sub>	2.4	-	Vcc	V	I <sub>OH</sub> =-0.4mA, 4.0V≦V <sub>CC</sub> ≦5.5V
Output High Voltage 2	V <sub>OH2</sub>	Vcc-0.2	-	Vcc	V	I <sub>OH</sub> =-100μA
Input Leak Current	ILI	-10	-	10	μA	V <sub>IN</sub> =0V to V <sub>CC</sub>
Output Leak Current	ILO	-10	-	10	μA	V <sub>OUT</sub> =0V to V <sub>CC</sub> , CS=0V
	I <sub>CC1</sub>	-	-	3.0	mA	f <sub>SK</sub> =2MHz, t <sub>EW</sub> =4ms (WRITE)
Supply Current	Icc2	-	-	1.5	mA	f <sub>SK</sub> =2MHz (READ)
	Іссз	-	-	3.0	mA	f <sub>SK</sub> =2MHz, t <sub>EW</sub> =4ms (WRAL)
Standby Current	I <sub>SB</sub>	-	-	10	μA	CS=0V, DO=OPEN

<sup>©</sup>Radiation resistance design is not made.

AC Characteristics (Unless otherwise specified, Ta=-40°C to +125°C, Vcc=2.5V to 5.5V)

Parameter	Symbol	Min	Тур	Max	Unit
SK Frequency	fsĸ	-	-	2	MHz
SK "H" Time	t <sub>SKH</sub>	200	-	-	ns
SK "L" Time	tskl	200	-	-	ns
CS "L" Time	tcs	200	-	-	ns
CS Setup TIme	tcss	50	-	-	ns
DI Setup Time	t <sub>DIS</sub>	50	-	-	ns
CS Hold Time	t <sub>CSH</sub>	0	-	-	ns
DI Hold Time	tын	50	-	-	ns
Data "1" Output Delay Time	t <sub>PD1</sub>	-	-	200	ns
Data "0" Output Delay Time	t <sub>PD0</sub>	-	-	200	ns
Time from CS to Output establishment	t <sub>sv</sub>	-	-	150	ns
Time from CS to High-Z	tof	-	-	150	ns
Write Cycle Time	te/w	-	-	4	ms

# **Serial Input / Output Timing**




Figure 1. Serial Input / Output Timing Diagram

- OData is taken from DI, in sync with the rise of SK.
- OAt READ command, data is outputted from DO in sync with the rise of SK.
- OAfter WRITE command input, the status signal of WRITE (READY / BUSY) can be monitored from DO by setting CS to "H" after tCS, from the fall of CS, and will display a valid status until the next command start bit is inputted. But, if CS is set to "L", DO sets to High-Z state.
- OTo execute a series of commands, CS is set to "L" once after completion of each command for internal circuit reset.

# **Block Diagram**




Figure 3. Block Diagram

# **Pin Configuration**




Figure 2. Pin Configuration

# **Pin Description**

Pin No.	Pin Name	1/0	Function
1	CS	Input	Chip select input
2	SK	Input	Serial clock input
3	DI	Input	Start bit, ope code, address, and serial data input
4	DO	Output	Serial data output, READY / BUSY status output
5	GND	-	Ground, 0V
6,7	NC	-	Non connected terminal, VCC, GND or OPEN
8	VCC	-	Power supply, 2.5V to 5.5V

# **Typical Performance Curves**




Figure 4. Input High Voltage (CS, SK, DI) vs. Supply Voltage




Figure 5. Input Low Voltage (CS, SK, DI) vs. Supply Voltage




Figure 6. Output Low Voltage vs. Output Low Current (Vcc=2.5V)




Figure 7. Output Low Voltage vs. Output Low Current  $(V_{CC}=4.0V)$ 




Figure 8. Output High Voltage vs. Output High Current  $(V_{CC}=2.5V)$ 




Figure 10. Input Leak Current (CS, SK, DI) vs. Supply Voltage




Figure 9. Output High Voltage vs. Output High Current (Vcc=4.0V)




Figure 11. Output Leak Current (DO) vs. Supply Voltage




Figure 12. Supply Current at WRITE Operation vs. Supply Voltage (WRITE, f<sub>SK</sub>=2.0MHz)




Figure 14. Supply Current at WRAL Operation vs. Supply Voltage (WRAL, fsk=2.0MHz)




Figure 13. Supply Current at READ Operation vs. Supply Voltage (READ, f<sub>SK</sub>=2.0MHz)





Figure 15. Standby Current vs. Supply Voltage



300
250

Ta= -40°C
Ta= 25°C
Ta= 125°C

Ta= 125°C

Ta= 125°C

SPEC

SPEC

SPEC

SPEC

SPEC

SPEC


SPEC

Ta= 25°C
Ta= 25°C
Ta= 125°C

Ta= 125°C

Figure 16. SK Frequency vs. Supply Voltage

Figure 17. SK High Time vs. Supply Voltage










Figure 19. CS Low Time vs. Supply Voltage



120 100 80 Ta= -40°C [ns]Ta= 25°C DI SETUP TIME : tDIS Ta= 125°C 60 SPEC 40 20 0 2 3 5 SUPPLY VOLTAGE: VCC[V]

Figure 20. CS Setup Time vs. Supply Voltage

Figure 21. DI Setup Time vs. Supply Voltage









Figure 23. CS Hold Time vs. Supply Voltage



350
300
Ta= -40°C
Ta= 25°C
Ta= 125°C
Ta= 125°C

Ta= 125°C

Ta= 25°C

Ta= 25°C


Ta= 125°C

SPEC

SPEC

Figure 24. Data "1" Output Delay Time vs. Supply Voltage

Figure 25. Data "0" Output Delay Time vs. Supply Voltage






Figure 26. Time from CS Output establishment vs.. Supply Voltage

Figure 27. Time from CS to High-Z vs.. Supply Voltage

250





Figure 28. Write Cycle Time vs.. Supply Voltage


#### **Description of Operation**

Communications of the Microwire Bus are carried out by SK (serial clock), DI (serial data input), DO (serial data output), and CS (chip select) for device selection.

In connecting one EEPROM to a microcontroller, connect it as shown in Figure.29-(a) or Figure.29-(b). And, when using the input and output common I/O port of the microcontroller, connect DI and DO via a resistor as shown in Figure.29-(b) (Refer to pages 19/29), wherein connection by 3 lines is possible.

In case of using multiple EEPROM devices, refer to Figure. 29-(c).








Figure 29-(a). Connection by 4 lines Figure 29-(b). Connection by 3 lines Figure 29-(c). Connection example of multiple devices

Figure 29. Connection Methods with Microcontroller

Communications of the Microwire Bus are started by the first "1" input after the rise of CS. This input is called the "Start Bit". After input of the start bit, the "Ope Code", Address, and Data are then inputted consecutively. Address and Data are all inputted with MSB first.

All "0" signal inputs after the rise of CS up to the start bit is ignored. Therefore, if there is a limitation in the bit width of PIC of the microcontroller, it is possible to input "0" before the start bit to control the bit width.

#### **Command Mode**

Command		Start bit	Ope code	Address BR93H46-2C	- Data
Read (READ)	*1	1	10	A5,A4,A3,A2,A1,A0	D15 to D0(READ DATA)
Write enable (WEN)		1	00	1 1 * * * *	_
Write (WRITE)	*2	1	01	A5,A4,A3,A2,A1,A0	D15 to D0(WRITE DATA)
Write all (WRAL)	*2	1	00	0 1 * * * *	D15 to D0(WRITE DATA)
Write disable (WDS)		1	00	0 0 * * * *	_

<sup>·</sup> Input the address and the data in MSB-first order.

Acceptance of all the commands of this IC starts at recognition of the start bit.

The "Start Bit" means the first "1" input after the rise of CS.

<sup>-</sup> As for \*, input either  $V_{\text{IH}}$  or  $V_{\text{IL}}$ .

<sup>\*</sup>Start bit

<sup>\*1</sup> For READ, after setting the command, the data output of the selected address starts. Then, in a sequential order of addresses, the data of the next address will be outputted, and will continuously output data of succeeding addresses with the use of a continuous SK clock input. (Auto-Increment Function)

<sup>\*2</sup> When the WRITE and the WRITE-All commands are executed, the previous data written in the selected memory cell are automatically deleted first, then the input data is written next.

#### **Timing Chart**

# 1) Read Cycle (READ) CS SK 0 1 2 3 4 5 5 5 A1 A0 DO High-Z

\*1 Start bit

When data "1" is input for the first time after the rise of CS, this will be recognized as the start bit. And, even if multiple "0" are input after the rise of CS, the first "1" input will still be recognized as the start bit, and the following operation starts. This is common to all the commands that will be discussed hereafter.

\*2 The succeeding address' data output

(Auto-Increment Function)

Figure 30. Read Cycle

OWhen the READ command is recognized, the data (16bit) of the selected address is output to serial. And at that moment, "0" (dummy bit) is output first, in sync with address bit A0 and with the rise of SK. Afterwhich, the main data is output in sync with the rise of SK.

This IC has Address Auto Increment Function available only for READ command, wherein after executing READ command on the first selected address, the data of the next address is read. And this will continue in a sequential order of addresses with the use of a continuous SK clock input, and by keeping CS at "H" during auto-increment.

# 2) Write Cycle (WRITE)




Figure 31. Write Cycle

OIn this command, input 16-bit data (D15 to D0) are written to a designated address (A5 to A0). The actual write starts from the fall of CS, after D0 is sampled with SK clock (25th clock from the start bit input), to the rise of the 26th clock. When STATUS is not detected (CS="L" fixed), WRITE time is 4ms (Max.) in conformity with tE/W. And when STATUS is detected (CS="H"), all commands are not accepted for areas where "L" (BUSY) is output from D0. Therefore, do not input any command.

Write is not made or canceled if CS starts to fall after the rise of the 26th clock.

Note: Take tSKH or more from the rise of the 25th clock to the fall of CS.

#### 3) Write all cycle (WRAL)




Figure 32. Write All Cycle

OIn this command, input 16-bit data is written simultaneously to all addresses. Data is written in bulk at a write time of only 4ms (Max.) in conformity with tE/W.

The actual write starts from the fall of CS, after D0 is sampled with SK clock (25th clock from the start bit input), to the rise of the 26th clock. If CS was ended after the rise of the 26th clock, command is canceled, and write is not completed.

Note: Take tSKH or more from the rise of the 25th clock to the fall of CS.

4) Write Enable (WEN) / Disable (WDS) Cycle




Figure 33. Write Enable (WEN) / Disable (WDS) Cycle

OAt power on, this IC is in Write Disable status by the internal RESET circuit. Before executing the WRITE command, it is necessary to execute the Write Enable command first. And, once this command is executed, writing is valid until the Write Disable command is executed or the power is turned off. However, the READ command is valid regardless of whether Write Enable / Disable command is executed. Input to SK after 6 clocks of this command is available by either "H" or "L", but be sure to input it.

OWhen the Write Enable command is executed after power on, Write Enable status gets in. When the Write Disable command is executed then, the IC gets in Write Disable status as same as at power on, and then the WRITE command is canceled thereafter in software manner. However, the READ command is still executable. In Write Enable status, even when the WRITE command is input by mistake, writing will still continue. To prevent such a mistake, it is recommended to execute the Write Disable command after the completion of each WRITE execution.

### **Application**

 Method to cancel each command OREAD





Figure 34. READ Cancel Available Timing

OWRITE, WRAL



- a : From start bit to 25th clock rise Cancel by CS="L"
- b: 25th clock rise and after
  Cancellation is not available by any means. If Vcc is turned OFF in this area,
  designated address data is not guaranteed, therefore write once again.
- c : 26th clock rise and after
  Cancel by CS="L"
  However, when write is started in b area (CS is ended), cancellation is not available by any means.
  And when SK clock is input continuously, cancellation is not available.

Figure 35. WRITE, WRAL Cancel Available Timing

- Note 1) If Vcc is turned OFF in this area, designated address data is not guaranteed. Therefore, it is recommended to execute WRITE once again.
- Note 2) If CS is started at the same timing as that of the SK rise, WRITE execution/cancel becomes unstable. Therefore, it is recommended to set CS to "L" in SK="L" area. As for SK rise, recommended timing is of tcss/tcsh or higher.

# 2) I/O Equivalent Circuit OOutput Circuit




Figure 36. Output Circuit (DO)

# OInput Circuit




Figure 37. Input Circuit (CS)




Figure 38. Input Circuit (SK)




Figure 39. Input Circuit (DI)

#### 3) I/O Peripheral Circuit

#### 3-1) Pull Down CS

By making CS="L" at power ON/OFF, mistake in operation and mistake write are prevented.

# OPull Down Resistance Rpd of CS pin

To prevent mistake in operation and mistake write at power ON/OFF, a CS pull-down resistor is necessary. Select an appropriate resistance value from microcontroller's V<sub>OH</sub>, I<sub>OH</sub> and this IC's VIH characteristics.




Figure 40. CS Pull-down Resistance

$$R_{pd} \geq \frac{V_{OHM}}{I_{OHM}} \cdots 0$$
 $V_{OHM} \geq V_{IHE} \cdots 0$ 

Example) When  $V_{CC}$  =5V,  $V_{IHE}$ =3.5V,  $V_{OHM}$ =4.0V,  $I_{OHM}$ =2mA, from the equation ①,

$$R_{pd} \ge \frac{4.0}{2 \times 10-3}$$

$$\therefore R_{pd} \ge 2.0 \text{ [k }\Omega \text{]}$$

With the value of Rpd satisfying the equation above,  $V_{OHM}$  becomes 4.0V or higher, and with  $V_{IHE}$  (=3.5V), equation ② is also satisfied.

V<sub>IHE</sub> : EEPROM V<sub>IH</sub> specifications
 V<sub>OHM</sub> : Microcontroller V<sub>OH</sub> specifications
 I<sub>OHM</sub> : Microcontroller I<sub>OH</sub> specifications

#### 3-2) DO is available for both pull up and pull down.

DO output is "High-Z" except during READY / BUSY output timing in WRITE command and, after data output at READ command. When malfunction occurs at "High-Z" input of the microcontroller port connected to DO, it is necessary to pull down and pull up DO. When there is no influence upon the microcontroller actions, DO may be left OPEN. If DO is OPEN during a transition of output from BUSY to READY status, and at an instance where CS="H", SK="H", DI="H", EEPROM recognizes this as a start bit, resets READY output, and sets DO="High-Z". Therefore, READY signal cannot be detected. To avoid such output, pull up DO pin for improvement.




Figure 41. READY Output Timing at DO=OPEN

OPull up Resistance Rpu and Pull-down Resistance Rpd of DO pin

As for pull up and pull down resistance value, select an appropriate value to this resistance value from microcontroller VIH. V<sub>IL</sub>, and V<sub>OH</sub>, I<sub>OH</sub>, V<sub>OL</sub>, I<sub>OL</sub> characteristics of this IC.




Figure 42. DO Pull Up Resistance




Figure 43. DO Pull Down Resistance

$$R_{pu} \geq \frac{V_{CC} - V_{OLE}}{I_{OLE}} \cdot \cdot \cdot \cdot 3$$

$$V_{OLF} \leq V_{ILM} \cdot \cdot \cdot \cdot 4$$

Example) When  $V_{\text{CC}}$  =5V,  $\ V_{\text{OLE}}\text{=}0.4\text{V},\ I_{\text{OLE}}\text{=}2.1\text{mA},\ V_{\text{ILM}}\text{=}0.8\text{V},$ from the equation 3,

$$R_{pu} \geq \frac{5-0.4}{2.1 \times 10-3}$$

$$R_{pu} \geq 2.2 [k\Omega]$$

With the value of  $R_{\text{pu}}$  to satisfy the above equation,  $V_{\text{OLE}}$  becomes 0.4V or below, and with  $V_{ILM}$  (=0.8V), the equation ④ is also satisfied.

> V<sub>OLE</sub> : EEPROM V<sub>OL</sub> specifications : EEPROM IoL specifications I<sub>OLE</sub> : Microcontroller V<sub>IL</sub> specifications

$$R_{pd} \geq \frac{V_{OHE}}{I_{OHE}} \cdots 5$$
 $V_{OHE} \geq VI_{HM} \cdots 6$ 

$$V_{OHE} \ge VI_{HM} \cdots 6$$

Example) When  $V_{CC}$  =5V,  $V_{OHE}$ =4.8V,  $I_{OHE}$ =0.1mA,  $V_{IHM}$ =3.5V from the equation ⑤

$$\begin{array}{rcl} R_{pd} & \geqq & \frac{5-0.2}{0.1\times 10\text{-}3} \\ \\ \therefore & R_{pd} & \geqq & 48\, [k\Omega] \end{array}$$

With the value of  $R_{\text{pd}}$  to satisfy the above equation,  $V_{\text{OHE}}$  becomes 4.8V or below, and with  $V_{IHM}$  (=3.5V), the equation 6 is also satisfied.

> : EEPROM VOH specifications · I<sub>OHE</sub> : EEPROM IOH specifications • V<sub>IHM</sub> : Microcontroller VIH specifications

# OREADY / BUSY Status Display (DO terminal)

This display outputs the internal status signal. When CS is started after t<sub>CS</sub> (Min.200ns) from CS fall after write command input, "H" or "L" output.

 $R/\overline{B}$  display="L" ( $\overline{BUSY}$ ) = write under execution

(DO status) After the timer circuit in the IC works and creates the period of tem, this time circuit completes automatically. And write to the memory cell is made in the period of t<sub>E/W</sub>, and during this period, other command is not accepted.

 $R/\overline{B}$  display = "H" (READY) = command wait status

Even after tew (max.4ms) from write of the memory cell, the following command is accepted. Therefore, CS="H" in the period of t<sub>EW</sub>, and when input is in SK, DI, malfunction may occur. Therefore, set DI="L" in the area CS="H". (Especially, in the case of shared input port, attention is required.)

\*Do not input any command while status signal is output. Command input in BUSY area is canceled, but command input in READY area is accepted. Therefore, status READY output is canceled, and malfunction and mistake write may be made.




Figure 44. R/B status output timing chart

4) When to directly connect DI and DO

This IC has independent input terminal DI and output terminal DO, wherein signals are handled separately on timing chart. But, by inserting a resistance R between these DI and DO terminals, it is possible to carry out control by only 1 control line.




Figure 45. DI, DO Control Line Common Connection

- OData collision of microcontroller DI/O output and DO output and feedback of DO output to DI input.

  Drive from the microcontroller DI/O output to DI input on I/O timing, and signal output from DO output occur at the same time in the following points.
- 4-1) 1 Clock cycle to take in A0 address data at read command Dummy bit "0" is output to DO terminal.
  - →When address data A0 = "1" input, through current route occurs.




Figure 46. Collision timing at read data output at DI, DO direct connection

- 4-2) Timing of CS = "H" after write command. DO terminal in READY / BUSY function output. When the next start bit input is recognized, "HIGH-Z" gets in.
  - →Especially, at command input after write, when CS input is started with microcontroller DI/O output "L", READY output "H" is output from DO terminal, and through current route occurs.

Feedback input at timing of these 4-1) and 4-2) does not cause disorder in basic operations, if resistance R is inserted.




Figure 47. Collision timing at DI, DO Direct Connection


#### OSelection of Resistance value R

The resistance R becomes through current limit resistance at data collision. When through current flows, noises of power source line and instantaneous stop of power source may occur. When allowable through current is defined as I, the following relation should be satisfied. Determine allowable current amount in consideration of impedance and so forth of power source line in set. And insert resistance R, and set the value R to satisfy EEPROM input level  $V_{IH}/V_{IL}$ , even under influence of voltage decline owing to leak current and so forth. Insertion of R will not cause any influence upon basic operations.

# 4-3) Address data A0 = "1" input, dummy bit "0" output timing

(When microcontroller DI/O output is "H", EEPROM DO outputs "L", and "H" is input to DI)

- Make the through current to EEPROM 10mA or below.
- See to it that the input level VIH of EEPROM should satisfy the following.







Figure 48. Circuit at DI, DO Direct Connection (Microcontroller DI/O "H" Output, EEPROM "L" output)

## 4-4) DO status READY output timing

(When the microcontroller DI/O is "L", EEPROM DO outputs "H", and "L" is input to DI)

- Set the EEPROM input level V<sub>IL</sub> so as to satisfy the following.



$$V_{OLM} \ge V_{ILE}$$
 $V_{OLM} \ge V_{OHE} - I_{OLM} \times R$ 

As this moment, if V<sub>OHE</sub>=Vcc,

$$V_{OLM} \ge V_{CC} - I_{OLM} \times R$$

$$\therefore \qquad R \, \geqq \, \frac{V_{\text{CC}} - V_{\text{OLM}}}{I_{\text{OLM}}} \quad \cdot \quad \cdot \, \, (8)$$

V<sub>ILE</sub> : EEPROM V<sub>IL</sub> specifications
 V<sub>OHE</sub> : EEPROM V<sub>OH</sub> specifications
 V<sub>OLM</sub> : Microcontroller V<sub>OL</sub> specifications
 I<sub>OLM</sub> : Microcontroller I<sub>OL</sub> specifications

Example) When Vcc=5V, Vohm=5V, Iohm=0.4mA, Volm=0.4V, Iolm=2.1mA,

From the equation  $\Im$ ,

$$R \ge \frac{V_{CC} - V_{OLM}}{I_{OLM}}$$

$$R \ge \frac{5 - 0.4}{1000}$$

From the equation 8,

 $R \ge \frac{I_{OHM}}{0.4 \times 10-3}$ 

 $\therefore \qquad \mathsf{R} \geq 12.5 \, [\mathsf{k}\,\Omega] \qquad \cdots \qquad 9$ 

Therefore, from the equations (9) and (10),

 $R \ge 2.2 [k\Omega] \cdot \cdot \cdot \oplus$ 

 $\therefore$  R  $\geq$  12.5 [k $\Omega$ ]

Figure 49. Circuit at DI, DO Direct Connection (Microcontroller DI/O "L" output, EEPROM "H" output)

#### 5) Power-Up/Down Conditions

· At power ON/OFF, set CS "L".

When CS is "H", this IC gets in input accept status (active). At power ON, set CS "L" to prevent malfunction from noise. (When CS is in "L" status, all inputs are canceled.) At power decline low power status may prevail. Therefore, at power OFF, set CS "L" to prevent malfunction from noise.




Figure 50. Timing at Power ON/OFF

#### (Bad example) CS pin is pulled up to Vcc.

In this case, CS becomes "H" (active status), EEPROM may malfunction or have write error due to noises. This is true even when CS input is High-Z.

(Good example) It is "L" at power ON/OFF.


Set 10ms or higher to recharge at power OFF.

When power is turned on without observing this condition,
IC internal circuit may not be reset.

#### **OPOR** circuit

This IC has a POR (Power On Reset) circuit as a mistake write countermeasure. After POR action, it gets in write disable status. The POR circuit is valid only when power is ON, and does not work when power is OFF. However, if CS is "H" at power ON/OFF, it may become write enable status owing to noises and the likes. For secure actions, observe the following conditions.

- 1. Set CS="L"
- 2. Turn on power so as to satisfy the recommended conditions of t<sub>R</sub>, t<sub>OFF</sub>, Vbot for POR circuit action.



Recommended conditions of  $t_{\text{R}}$ ,  $t_{\text{OFF}}$ , Vbot

t <sub>R</sub>	t <sub>OFF</sub>	Vbot	
10ms or below	10ms or higher	0.3V or below	
100ms or below	10ms or higher	0.2V or below	

Figure 51. Rise Waveform Diagram

#### OLV<sub>CC</sub> Circuit

LV<sub>CC</sub> (V<sub>CC</sub>-Lockout) circuit prevents data rewrite action at low power, and prevents wrong write.

At LVCC voltage (Typ=1.9V) or below, it prevents data rewrite.

#### 6) Noise Countermeasures

OV<sub>CC</sub> Noise (Bypass Capacitor)

When noise or surge gets in the power source line, malfunction may occur. Therefore, in removing these, it is recommended to attach a bypass capacitor (0.1  $\mu$  F) between IC V<sub>CC</sub> and GND as close to IC as possible. It is also recommended to attach a bypass capacitor between board V<sub>CC</sub> and GND.

#### **OSK Noise**

When the rise time (tR) of SK is long, and a certain degree or more of noise exists, malfunction may occur owing to clock bit displacement.

To avoid this, a Schmitt trigger circuit is built in SK input. The hysteresis width of this circuit is set about 0.2V. If noise exists at SK input, set the noise amplitude 0.2Vp-p or below. And it is recommended to set the rise time ( $t_R$ ) of  $S_K$  to 100ns or below. In the case when the rise time is 100ns or higher, take sufficient noise countermeasures. Make the clock rise, fall time as small as possible.

#### **Operational Notes**

1. Described numeric values and data are design representative values, and the values are not guaranteed.

#### 2. Application circuit

Although we can recommend the application circuits contained herein with a relatively high degree of confidence, we ask that you verify all characteristics and specifications of the circuit as well as its performance under actual conditions. Please note that we cannot be held responsible for problems that may arise due to patent infringements or noncompliance with any and all applicable laws and regulations.

#### 3. Absolute maximum ratings

Operating the IC over the absolute maximum ratings may damage the IC. The damage can either be a short circuit between pins or an open circuit between pins. Therefore, it is important to consider circuit protection measures, such as adding a fuse, in case the IC is operated over the absolute maximum ratings.

#### 4. Ground Voltage

The voltage of the ground pin must be the lowest voltage of all pins of the IC at all operating conditions. Ensure that no pins are at a voltage below the ground pin at any time, even during transient condition.

#### 5. Thermal consideration

Use a thermal design that allows for a sufficient margin by taking into account the permissible power dissipation (Pd) in actual operating conditions. Consider Pc that does not exceed Pd in actual operating conditions (Pc≥Pd).

Package Power dissipation : Pd (W)=(Tjmax-Ta)/ $\theta$  ja

Power dissipation :  $Pc (W)=(V_{CC}-V_0)\times I_0+V_{CC}\times I_0$ 

Tjmax : Maximum junction temperature=150°C, Ta : Peripheral temperature[°C],

 $\theta$  ja : Thermal resistance of package-ambience[°C/W], Pd : Package Power dissipation [W], Pc : Power dissipation [W], Vcc : Input Voltage, Vo : Output Voltage, Io : Load, Ib : Bias Current


#### 6. Short between pins and mounting errors

Be careful when mounting the IC on printed circuit boards. The IC may be damaged if it is mounted in a wrong orientation or if pins are shorted together. Short circuit may be caused by conductive particles caught between the pins.

# 7. Operation under strong electromagnetic field

Operating the IC in the presence of a strong electromagnetic field may cause the IC to malfunction.

**Part Numbering** 



Package specifications

TR: reel shape emboss taping (MSOP8)


E2 : reel shape emboss taping (TSSOP-B8, SOP8, SOP-J8)


Lineup

Capacity	Pacl	Ondershie Dert Norsher	
	Туре	Quantity	Orderable Part Number
	MSOP8	Dark of 2000	BR93H46RFVM-2CTR
1K	TSSOP-B8	Reel of 3000	BR93H46RFVT-2CE2
	SOP8	Dark of 2500	BR93H46RF-2CE2
	SOP-J8	Reel of 2500	BR93H46RFJ-2CE2

# **Physical Dimensions Tape and Reel Information**

# MSOP8





# TSSOP-B8

