Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!

Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email & Skype: info@chipsmall.com Web: www.chipsmall.com
Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

Serial EEPROM Series Automotive EEPROM

125℃ Operation Microwire BUS EEPROM(3-Wire)

BR93Hxx-WC
(2K 4K 8K 16K)

●General Description

BR93Hxx-WC is a serial EEPROM of serial 3-line interface method.

●Features

- Conforming to Microwire BUS
- Withstands electrostatic voltage 8kV, (HBM method typ.,except BR93H66RFVM-WC)
- Wide temperature range -40℃ to +125℃
- Same package line up and same pin configuration
- 2.7V to 5.5V single supply voltage operation
- Address auto increment function at read operation
- Write mistake prevention function
  - Write prohibition at power on
  - Write prohibition by command code
  - Write mistake prevention circuit at low voltage
- Program cycle auto delete and auto end function
- Program condition display by READY / $\overline{\text{BUSY}}$
- Low current consumption
  - At write operation (at 5V) : 0.6mA (Typ.)
  - At read operation (at 5V) : 0.6mA (Typ.)
  - At standby condition (at 5V) : 0.1μA(Typ.)(CMOS input)
- Built-in noise filter CS, SK, DI terminals
- High reliability by ROHM original Double-Cell structure
- Data retention for 20 years (Ta≦125℃)
- Endurance up to 300,000 times (Ta≦125℃)
- Data at shipment all address FFFFh
- AEC-Q100 Qualified

●Packages W(Typ.) x D(Typ.) x H(Max.)



SOP8
5.00mm x 6.20mm x 1.71mm

SOP-J8
4.90mm x 6.00mm x 1.65mm

MSOP8
2.90mm x 4.00mm x 0.90mm

●BR93Hxx-WC

Package type				SOP8	SOP-J8	MSOP8
Capacity	Bit format	Type	Power source voltage	RF	RFJ	RFVM
2Kbit	128×16	BR93H56-WC	2.7V to 5.5V	●	●	
4Kbit	256×16	BR93H66-WC	2.7V to 5.5V	●	●	●
8Kbit	512×16	BR93H76-WC	2.7V to 5.5V	●	●	
16Kbit	1K×16	BR93H86-WC	2.7V to 5.5V	●	●	

●**Absolute Maximum Ratings** (Ta=25℃)

Parameter	Symbol	Limits	Unit	Remarks
Impressed voltage	V_{CC}	-0.3 to +6.5	V	
Permissible dissipation	Pd	0.56 (SOP8)	W	When using at Ta=25℃ or higher, 4.5mW, to be reduced per 1℃.
		0.56 (SOP-J8)		When using at Ta=25℃ or higher, 4.5mW, to be reduced per 1℃.
		0.38 (MSOP8)		When using at Ta=25℃ or higher, 3.1mW, to be reduced per 1℃.
Storage temperature range	Tstg	-65 to +150	℃	
Operating temperature range	Topr	-40 to +125	℃	
Terminal voltage	-	-0.3 to V_{CC}+0.3	V	

●**Memory Cell Characteristics**(V_{CC}=2.7V to 5.5V)

Parameter	Limit			Limit	Limit
	Min.	Typ.	Max.		
Endurance *1	1,000,000	-	-	Times	Ta≦85℃
	500,000	-	-	Times	Ta≦105℃
	300,000	-	-	Times	Ta≦125℃
Data retention *1	40	-	-	Years	Ta≦25℃
	20	-	-	Years	Ta≦125℃

*1 : Not 100% TESTED

●**Recommended Operating Ratings**

Parameter	Symbol	Limits	Unit
Power source voltage	V_{CC}	2.7 to 5.5	V
Input voltage	V_{IN}	0 to V_{CC}	

●**Electrical Characteristics**(Unless otherwise specified, Ta=-40℃ to +125℃, V_{CC}=2.7V to 5.5V)

Parameter	Symbol	Limits			Unit	Conditions
		Min.	Typ.	Max.		
“L” input voltage	V_{IL}	-0.3	-	0.3x V_{CC}	V	
“H” input voltage	V_{IH}	0.7x V_{CC}	-	V_{CC} +0.3	V	
“L” output voltage 1	V_{OL1}	0	-	0.4	V	I_{OL}=2.1mA, 4.0V≦V_{CC}≦5.5V
“L” output voltage 2	V_{OL2}	0	-	0.2	V	I_{OL}=100μA
“H” output voltage 1	V_{OH1}	2.4	-	V_{CC}	V	I_{OH}=-0.4mA, 4.0V≦V_{CC}≦5.5V
“H” output voltage 2	V_{OH2}	V_{CC} -0.2	-	V_{CC}	V	I_{OH}=-100μA
Input leak current	I_{LI}	-10	-	10	μA	V_{IN}=0V to V_{CC}
Output leak current	I_{LO}	-10	-	10	μA	V_{OUT}=0V to V_{CC}, CS=0V
Current consumption	I_{CC1}	-	-	3.0	mA	f_{SK}=1.25MHz, $t_{E/W}$=10ms (WRITE)
	I_{CC2}	-	-	1.5	mA	f_{SK}=1.25MHz (READ)
	I_{CC3}	-	-	4.5	mA	f_{SK}=1.25MHz, $t_{E/W}$=10ms (WRAL)
Standby current	I_{SB}	-	0.1	10	μA	CS=0V, DO=OPEN

●**Operating Timing Characteristics** (Unless otherwise specified, Ta=-40℃ to +125℃, V_{CC}=2.7V to 5.5V)

Parameter	Symbol	Min.	Typ.	Max.	Unit
SK frequency	f_{SK}	-	-	1.25	MHz
SK “H” time	t_{SKH}	250	-	-	ns
SK “L” time	t_{SKL}	250	-	-	ns
CS “L” time	t_{CS}	200	-	-	ns
CS setup time	t_{CSS}	200	-	-	ns
DI setup time	t_{DIS}	100	-	-	ns
CS hold time	t_{CSH}	0	-	-	ns
DI hold time	t_{DIH}	100	-	-	ns
Data “1” output delay time	t_{PD1}	-	-	300	ns
Data “0” output delay time	t_{PD0}	-	-	300	ns
Time from CS to output establishment	t_{SV}	-	-	200	ns
Time from CS to High-Z	t_{DF}	-	-	200	ns
Write cycle time	$t_{E/W}$	-	7	10	ms
Write cycle time(BR93H66RFVM-WC)	$t_{E/W}$	-	-	5	ms

●**Sync data input / output timing**



○Data is taken by DI sync with the rise of SK.
○At read operation, data is output from DO in sync with the rise of SK.
○The status signal at write (READY / $\overline{\text{BUSY}}$) is output after tCS from the fall of CS after write command input, at the area DO where CS is “H”, and valid until the next command start bit is input. And, white CS is “L”, DO becomes High-Z.
○After completion of each mode execution, set CS “L” once for internal circuit reset, and execute the following operation mode.

●Block Diagram



●Pin Configurations





●Pin Descriptions

Pin name	I / O	Function
Vcc	-	Power source
GND	-	All input / output reference voltage, 0V
CS	Input	Chip select input
SK	Input	Serial clock input
DI	Input	Start bit, ope code, address, and serial data input
DO	Output	Serial data output, READY / $\overline{\text{BUSY}}$ internal condition display output
NC	-	Non connected terminal, Vcc, GND or OPEN
TEST1	-	TEST terminal, GND or OPEN
TEST2	-	TEST terminal, Vcc, GND or OPEN
TEST	-	TEST terminal, GND or OPEN

●**Typical Performance Curves**

(The following characteristic data are Typ. values.)



Figure 1. H input voltage VIH (CS, SK, DI)



Figure 2. L input voltage VIL (CS, SK, DI)



Figure 3. L output voltage VOL-IOL (VCC=2.7)



Figure 4. L output voltage VOL-IOL (VCC=4.0V)

●**Typical Performance Curves - Continued**



Figure 5. H output voltage VOH-IOH (VCC=2.7)



Figure 6. H output voltage VOH-IOH (VCC=4.0V)



Figure 7. Input leak current ILI (CS, SK, DI)



Figure 8. Output leak current ILO (DO)

●**Typical Performance Curves - Continued**



Figure 9. Current consumption at WRITE Operation
ICC1 (WRITE, fSK=1.25MHz)



Figure 10. Consumption current at READ Operation
ICC2 (READ, fSK=1.25MHz)



Figure 11. Consumption current at WRAL operation
ICC3 (WRAL, fSK=1.25MHz)



Figure 12. Consumption current at standby condition
ISB

●**Typical Performance Curves - Continued**



Figure 13. SK frequency fSK



Figure 14. SK high time tSKH



Figure 15. SK low time tSKL



Figure 16. CS low time tCS

●**Typical Performance Curves - Continued**



Figure 17. CS setup time tCSS



Figure 18. DI setup time tDIS



Figure 19. DI hold time tDIH



Figure 20. CS hold time tCSH

●**Typical Performance Curves - Continued**



Figure 21. Data “1” output delay time tPD1



Figure 22. Data “0” output delay time tPD0



Figure 23. Time from CS to output establishment tSV



Figure 24. Time from CS to High-Z tDF

●**Typical Performance Curves - Continued**



Figure 25. Write cycle time tE/W



Figure 26. Write cycle time tE/W (BR93H66RFVM-WC)

●Description of Operations

Communications of the Microwire Bus are carried out by SK (serial clock), DI (serial data input), DO (serial data output), and CS (chip select) for device selection.
When to connect one EEPROM to a microcontroller, connect it as shown in Figure 27-(a) or Figure 27-(b). When to use the input and output common I/O port of the microcontroller, connect DI and DO via a resistor as shown in Figure 27-(b) (Refer to page 16.), and connection by 3 lines is available.
In the case of plural connections, refer to Figure 27-(c).



Figure 27-(a) Connection by 4 lines Figure 27-(b) Connection by 3 lines Figure 27-(c) Connection example of plural devices

Figure 27. Connection method with microcontroller

Communications of the Microwire Bus are started by the first “1” input after the rise of CS. This input is called a start bit. After input of the start bit, input ope code, address and data. Address and data are input all in MSB first manners.
“0” input after the rise of CS to the start bit input is all ignored. Therefore, when there is limitation in the bit width of PIO of the microcontroller, input “0” before the start bit input, to control the bit width.

●Command Mode

Command	Start bit	Ope code	Address		Data
			BR93H56/66-WC	BR93H76/86-WC	
Read (READ) *1	1	10	A7,A6,A5,A4,A3,A2,A1,A0	A9,A8,A7,A6,A5,A4,A3,A2,A1,A0	D15 to D0(READ DATA)
Write enable (WEN)	1	00	1 1 * * * * * *	1 1 * * * * * * * *	
Write (WRITE) *2	1	01	A7,A6,A5,A4,A3,A2,A1,A0	A9,A8,A7,A6,A5,A4,A3,A2,A1,A0	D15 to D0(WRITE DATA)
Write all (WRAL) *2,3	1	00	0 1 * * * * * B0	0 1 * * * * * B2,B1,B0	D15 to D0(WRITE DATA)
Write disable (WDS)	1	00	0 0 * * * * * *	0 0 * * * * * * * *	

・ Input the address and the data in MSB first manners.
・ As for *, input either VIH or VIL.
*Start bit
Acceptance of all the commands of this IC starts at recognition of the start bit.
The start bit means the first “1” input after the rise of CS.

A7 and B0 of BR93H56-WC becomes Don't Care.
A9 and B2 of BR93H76-WC becomes Don't Care.

*1 As for read, by continuous SK clock input after setting the read command, data output of the set address starts, and address data in significant order are sequentially output continuously. (Auto increment function)
*2 When the read and the write all commands are executed, data written in the selected memory cell is automatically deleted, and input data is written.
*3 For the write all command, data written in memory cell of the areas designated by B2, B1, and B0, are automatically deleted, and input data is written in bulk.

●Write All Area

B2	B1	B0	Write area
0	0	0	000h to 07Fh
0	0	1	080h to 0FFh
0	1	0	100h to 17Fh
0	1	1	180h to 1FFh
1	0	0	200h to 27Fh
1	0	1	280h to 2FFh
1	1	0	300h to 37Fh
1	1	1	380h to 3FFh

Designation of B2, B1, and B0

H56	*	*	*
H66	*	*	B0
H76	*	B1	B0
H86	B2	B1	B0

・The write all command is written in bulk in 2Kbit unit.
The write area can be selected up to 3bit. Confirm the settings and write areas of the above B2, B1, and B0.

●Timing Chart

1) Read cycle (READ)



BR93H56/66-WC : n=27, m=7
BR93H76/86-WC : n=29, m=9

*2 The following address data output (auto increment function)

*1 Start bit
When data “1” is input for the first time after the rise of CS, this is recognized as a start bit. And when “1” is input after plural “0” are input, it is recognized as a start bit, and the following operation is started. This is common to all the commands to described hereafter.

Figure 28. Read cycle

○When the read command is recognized, input address data (16bit) is output to serial. And at that moment, at taking A0, in sync with the rise of SK, “0” (dummy bit) is output. And, the following data is output in sync with the rise of SK.
This IC has address auto increment function valid only at read command. This is the function where after the above read execution, by continuously inputting SK clock, the above address data is read sequentially. And, during the auto increment, keep CS at “H”.

2) Write cycle (WRITE)



BR93H56/66-WC : n=27, m=7
BR93H76/86-WC : n=29, m=9

Figure 29. Write cycle

○In this command, input 16bit data (D15 to D0) are written to designated addresses (Am to A0). The actual write starts by the fall of CS of D0 taken SK clock(n-th clock from the start bit input), to the rise of the (n+1)-th clock.
When STATUS is not detected, (CS="L" fixed) Max. 10ms(Max.5ms:BR93H66RFVM-WC) in conformity with tE/W, and when STATUS is detected (CS="H"), all commands are not accepted for areas where "L" (BUSY) is output from D0, therefore, do not input any command.
Write is not made even if CS is started after input of clock after (n+1)-th clocks.
Note) Take tSKH or more from the rise of the n-th clock to the fall of CS.

3) Write all cycle (WRAL)



BR93H56/66-WC : n=27, m=9
BR93H76/86-WC : n=29, m=11

Figure 30. Write all cycle

○In this command, input 16bit data is written simultaneously to designated block for 128 words. Data is writen in bulk at a write time of only Max. 10ms(Max.5ms:BR93H66RFVM-WC) in conformity with tE/W. When writing data to all addresses, designate each block by B2, B1, and B0, and execute write. Write time is Max.10ms(Max.5ms:BR93H66RFVM-WC). The actual write starts by the fall of CS from the rise of D0 taken at SK clock (n-th clock from the start bit input), to the rise of the (n+1)-th clock. When CS is ended after clock input after the rise of the (n+1)-th clock, command is cancelled, and write is not completed.
Note)Take tSKH or more from the rise of the n-th clock to the fall of CS.

4) Write enable (WEN) / disable (WDS) cycle



BR93H56/66-WC : n=11
BR93H76/86-WC : n=13

Figure 31. Write enable (WEN) / disable (WDS) cycle

○At power on, this IC is in write disable status by the internal RESET circuit. Before executing the write command, it is necessary to execute the write enable command. And, once this command is executed, it is valid unitl the write disable command is executed or the power is turned off. However, the read command is valid irrespective of write enable / disable command. Input to SK after 6 clocks of this command is available by either “H” or “L”, but be sure to input it.

○When the write enable command is executed after power on, write enable status gets in. When the write disable command is executed then, the IC gets in write disable status as same as at power on, and then the write command is cancelled thereafter in software manner. However, the read command is executable. In write enable status, even when the write command is input by mistake, write is started. To prevent such a mistake, it is recommended to execute the write disable command after completion of write.

●Application

1) Method to cancel each command

○READ



*1 Address is 8 bits in BR93H56-WC, and BR93H66-WC.
Address is 10 bits in BR93H76-WC, and BR93H86-WC.

Figure 32. READ cancel available timing

○WRITE, WRAL



(Case of BR93H56-WC)

a : From start bit to 27 clock rise
Cancel by CS=“L”

b : 27 clock rise and after *2
Cancellation is not available by any means. If Vcc is made OFF in this area, designated address data is not guaranteed, therefore write once again.

c : 28 clock rise and after *3
Cancel by CS=“L”
However, when write is started in b area (CS is ended), cancellation is not available by any means.
And when SK clock is input continuously, cancellation is not available.

*1 Address is 8 bits in BR93H56/66-WC
Address is 10 bits in BR93H76/86-WC
*2 27 clocks in BR93H56/66-WC
29 clocks in BR93H76/86-WC
*3 28 clocks in BR93H56/66-WC
30 clocks in BR93H76/86-WC

Note 1) If Vcc is made OFF in this area, designated address data is not guaranteed, therefore write once again.

Note 2) If CS is started at the same timing as that of the SK rise, write execution/cancel becomes unstable, therefore, it is recommended to fail in SK=”L” area. As for SK rise, recommend timing of tCSS/tCSH or higher.

Figure 33. WRITE, WRAL cancel available timing

2) Equivalent circuit

○Output circuit



Figure 34. Output circuit (DO)

○ Input circuit



Figure 35. Input circuit (CS)



Figure 36. Input circuit (TEST1, TEST)



Figure 37. Input circuit (SK, DI)

Figure 38. Input circuit (TEST2)

3) I/O peripheral circuit

3-1) Pull down CS.

By making CS="L" at power ON/OFF, mistake in operation and mistake write are prevented.

Refer to the item 6) Notes at power ON/OFF in page 20.

○Pull down resistance Rpd of CS pin

To prevent mistake in operation and mistake write at power ON/OFF, CS pull down resistance is necessary.

Select an appropriate value to this resistance value from microcontroller VOH, IOH, and VIL characteristics of this IC.



Figure 39. CS pull down resistance

$$Rpd \geqq \frac{VOHM}{IOHM} \quad \cdots ①$$

$$VOHM \geqq VIHE \quad \cdots ②$$

Example) When V_{CC} =5V, VIHE=2V, VOHM=2.4V, IOHM=2mA, from the equation ①,

$$Rpd \geqq \frac{2.4}{2 \times 10^{-3}}$$

$$\therefore \quad Rpd \geqq 1.2\ [k\Omega]$$

With the value of Rpd to satisfy the above equation, VOHM becomes 2.4V or higher, and VIHE (=2.0V), the equation ② is also satisfied.

- VIHE : EEPROM VIH specifications
- VOHM : Microcontroller VOH specifications
- IOHM :Microcontroller IOH specifications

3-2) DO is available in both pull up and pull down.
Do output become “High-Z” in other READY / $\overline{\text{BUSY}}$ output timing than after data output at read command and write command. When malfunction occurs at “High-Z” input of the microcontroller port connected to DO, it is necessary to pull down and pull up DO. When there is no influence upon the microcontroller operations, DO may be OPEN. If DO is OPEN, and at timing to output status READY, at timing of CS=“H”, SK=“H”, DI=“H”, EEPROM recognizes this as a start bit, resets READY output, and DO=”High-Z”, therefore, READY signal cannot be detected. To avoid such output, pull up DO pin for improvement.



Figure 40. READY output timing at DO=OPEN

○Pull up resistance Rpu and pull down resistance Rpd of DO pin
As for pull up and pull down resistance value, select an appropriate value to this resistance value from microcontroller VIH, VIL, and VOH, IOH, VOL, IOL characteristics of this IC.



Figure 41. DO pull up resistance

$$Rpu \geqq \frac{Vcc-VOLE}{IOLE} \quad \cdots ③$$

$$VOLE \leqq VILM \quad \cdots ④$$

Example) When V_{CC} =5V, VOLE=0.4V, IOLE=2.1mA, VILM=0.8V, from the equation ③,

$$Rpu \geqq \frac{5-0.4}{2.1\times10^{-3}}$$

$$\therefore \quad Rpu \geqq 2.2\ [k\Omega]$$

With the value of Rpu to satisfy the above equation, VOLE becomes 0.4V or below, and with VILM(=0.8V), the equation ④ is also satisfied.

・VOLE : EEPROM VOL specifications
・IOLE : EEPROM IOL specifications
・VILM : Microcontroller VIL specifications



Figure 42. DO pull down resistance

$$Rpd \geqq \frac{VOHE}{IOHE} \quad \cdots ⑤$$

$$VOHE \geqq VIHM \quad \cdots ⑥$$

Example) When V_{CC} =5V, VOHE=Vcc−0.2V, IOHE=0.1mA, VIHM=Vcc×0.7V from the equation ⑤

$$Rpd \geqq \frac{5-0.2}{0.1\times10^{-3}}$$

$$\therefore \quad Rpd \geqq 48\ [k\Omega]$$

With the value of Rpd to satisfy the above equation, VOHE becomes 2.4V or below, and with VIHM (=3.5V), the equation ⑥ is also satisfied.

・VOHE : EEPROM VOH specifications
・IOHE : EEPROM IOH specifications
・VIHM : Microcontroller VIH specifications

○READY / $\overline{\text{BUSY}}$ status display (DO terminal)
(common to BR93H56-WC, BR93H66-WC, BR93H76-WC, BR93H86-WC)
This display outputs the internal status signal. When CS is started after tCS (Min.200ns) from CS fall after write command input, "H" or "L" output.

R/$\overline{\text{B}}$ display="L" ($\overline{\text{BUSY}}$) = write under execution
(DO status)
After the timer circuit in the IC works and creates the period of tE/W, this time circuit completes automatically.
And write to the memory cell is made in the period of tE/W, and during this period, other command is not accepted.

R/$\overline{\text{B}}$ display = "H" (READY) = command wait status
(DO status)
Even after tE/W (max.10ms) (Max.5ms:BR93H66RFVM-WC) from write of the memory cell, the following command is accepted.
Therefore, CS="H" in the period of tE/W, and when input is in SK, DI, malfunction may occur, therefore,
DI="L" in the area CS="H". (Especially, in the case of shared input port, attention is required.)

*Do not input any command while status signal is output. Command input in $\overline{\text{BUSY}}$ area is cancelled, but command input in READY area is accepted. Therefore, status READY output is cancelled, and malfunction and mistake write may be made.



Figure 43. R/$\overline{\text{B}}$ status output timing chart

4) When to directly connect DI and DO
This IC has independent input terminal DI and output terminal DO, and separate signals are handled on timing chart, meanwhile, by inserting a resistance R between these DI and DO terminals, it is possible to carry out control by 1 control line.



Figure 44. DI, DO control line common connection

○Data collision of microcontroller DI/O output and DO output and feedback of DO output to DI input.
Drive from the microcontroller DI/O output to DI input on I/O timing, and signal output from DO output occur at the same time in the following points.

4-1) 1 clock cycle to take in A0 address data at read command
Dummy bit "0" is output to DO terminal.
→When address data A0 = "1" input, through current route occurs.



Figure 45. Collision timing at read data output at DI, DO direct connection

4-2) Timing of CS = “H” after write command. DO terminal in READY / $\overline{\text{BUSY}}$ function output.
When the next start bit input is recognized, “HIGH-Z” gets in.
→Especially, at command input after write, when CS input is started with microcontroller DI/O output “L”, READY output “H” is output from DO terminal, and through current route occurs.

Feedback input at timing of these 4-1) and 4-2) does not cause disorder in basic operations, if resistance R is inserted.



Figure 46. Collision timing at DI, DO direct connection

○Selection of resistance value R

The resistance R becomes through current limit resistance at data collision. When through current flows, noises of power source line and instantaneous stop of power source may occur. When allowable through current is defined as I, the following relation should be satisfied. Determine allowable current amount in consideration of impedance and so forth of power source line in set. And insert resistance R, and set the value R to satisfy EEPROM input level VIH/VIL, even under influence of voltage decline owing to leak current and so forth. Insertion of R will not cause any influence upon basic operations.

4-3) Address data A0 = “1” input, dummy bit “0” output timing
(When microcontroller DI/O output is “H”, EEPROM DO outputs “L”, and “H” is input to DI)
・Make the through current to EEPROM 10mA or below.
・See to it that the input level VIH of EEPROM should satisfy the following.



Conditions

$$VOHM \leqq VIHE$$

$$VOHM \leqq IOHM \times R + VOLE$$

At this moment, if VOLE=0V,

$$VOHM \leqq IOHM \times R$$

$$\therefore \quad R \geqq \frac{VOHM}{IOHM} \qquad \cdots ⑦$$

・VIHE : EEPROM VIH specifications
・VOLE : EEPROM VOL specifications
・VOHM : Microcontroller VOH specifications
・IOHM : Microcontroller IOH specifications

Figure 47. Circuit at DI, DO direct connection (Microcontroller DI/O “H” output, EEPROM “L” output)

4-4) DO status READY output timing
(When the microcontroller DI/O is “L”, EEPROM DO outputs “H”, and “L” is input to DI)
・Set the EEPROM input level VIL so as to satisfy the following.



Conditions

$$VOLM \geqq VILE$$

$$VOLM \geqq VOHE - IOLM \times R$$

As this moment, if VOHE=Vcc,

$$VOLM \geqq Vcc - IOLM \times R$$

$$\therefore \quad R \geqq \frac{Vcc - VOLM}{IOLM} \quad \cdots ⑧$$

・VILE : EEPROM VIL specifications
・VOHE : EEPROM VOH specifications
・VOLM : Microcontroller VOL specifications
・IOLM : Microcontroller IOL specifications

Example) When Vcc=5V, VOHM=5V, IOHM=0.4mA, VOLM=5V, IOLM=0.4mA,

From the equation ⑦,

$$R \geqq \frac{VOHM}{IOHM}$$

$$R \geqq \frac{5}{0.4 \times 10^{-3}}$$

$$\therefore \quad R \geqq 12.5\ [k\Omega] \quad \cdots ⑨$$

From the equation ⑧,

$$R \geqq \frac{Vcc -}{VOLM}$$

$$R \geqq \frac{IOLM}{5 - 0.4}$$

$$2.1 \times 10^{-3}$$

$$\therefore \quad R \geqq 2.2\ [k\Omega] \quad \cdots ⑩$$

Therefore, from the equations ⑨ and ⑩,

$$\therefore \quad R \geqq 12.5\ [k\Omega]$$

Figure 48. Circuit at DI, DO direct connection (Microcontroller DI/O “L” output, EEPROM “H” output)

5) Notes at test pin wrong input

There is no influence of external input upon TEST2 pin.
For TEST1 (TEST)pin, input must be GND or OPEN. If H level is input, the following may occur,

1. At WEN, WDS, READ command input
   There is no influence by TEST1 (TEST) pin.

2. WRITE, WRAL command input



Figure 49.TEST1(TEST) pin wrong input timing

a : There is no influence by TEST1 (TEST) pin.

b : If H during write execution, it may not be written correctly. And H area remains $\overline{BUSY}$ and READY does not go back.
Avoid noise input, and at use, be sure to connect it to GND terminal or set it OPEN.

6) Notes on power ON/OFF

・At power ON/OFF, set CS “L”.

When CS is “H”, this IC gets in input accept status (active). At power ON, set CS “L” to prevent malfunction from noise. (When CS is in “L” status, all inputs are cancelled.) At power decline low power status may prevail. Therefore, at power OFF, set CS “L” to prevent malfunction from noise.



Figure 50. Timing at power ON/OFF

(Bad example) CS pin is pulled up to Vcc.
In this case, CS becomes “H” (active status), EEPROM may malfunction or have write error due to noises. This is true even when CS input is High-Z.

(Good example) It is “L” at power ON/OFF.
Set 10ms or higher to recharge at power OFF.
When power is turned on without observing this condition, IC internal circuit may not be reset.

○POR citcuit

This IC has a POR (Power On Reset) circuit as a mistake write countermeasure. After POR operation, it gets in write disable status. The POR circuit is valid only when power is ON, and does not work when power is OFF. However, if CS is “H” at power ON/OFF, it may become write enable status owing to noises and the likes. For secure operation, observe the follwing conditions.

1. Set CS=”L”
2. Turn on power so as to satisfy the recommended conditions of tR, tOFF, Vbot for POR circuit operation.



Recommended conditions of t_R, t_{OFF}, Vbot

t_R	t_{OFF}	Vbot
10ms or below	10ms or higher	0.3V or below
100ms or below	10ms or higher	0.2V or below

Figure 51. Rise waveform diagram

○LVCC circuit

LVCC (VCC-Lockout) circuit prevents data rewrite operation at low power, and prevents wrong write.
At LVCC voltage (Typ.=1.9V) or below, it prevent data rewrite.

7) Noise countermeasures

○VCC noise (bypass capacitor)

When noise or surge gets in the power source line, malfunction may occur, therefore, for removing these, it is recommended to attach a by pass capacitor (0.1μF) between IC VCC and GND, At that moment, attach it as close to IC as possible.And, it is also recommended to attach a bypass capacitor between board VCC and GND.

○SK noise

When the rise time (tR) of SK is long, and a certain degree or more of noise exists, malfunction may occur owing to clock bit displacement.
To avoid this, a Schmitt trigger circuit is built in SK input. The hysteresis width of this circuit is set about 0.3, if noises exist at SK input, set the noise amplitude 0.3p-p or below. And it is recommended to set the rise time (tR) of SK 100ns or below. In the case when the rise time is 100ns or higher, take sufficient noise countermeasures. Make the clock rise, fall time as small as possible.

●**Cautions on Use**

(1) Described numeric values and data are design representative values, and the values are not guaranteed.

(2) We believe that application circuit examples are recommendable, however, in actual use, confirm characteristics further sufficiently. In the case of use by changing the fixed number of external parts, make your decision with sufficient margin in consideration of static characteristics and transition characteristics and fluctuations of external parts and our IC.

(3) Absolute Maximum Ratings
If the absolute maximum ratings such as impressed voltage and operating temperature range and so forth are exceeded, IC may be destructed. Do not impress voltage and temperature exceeding the absolute maximum ratings. In the case of fear exceeding the absolute maximum ratings, take physical safety countermeasures such as fuses, and see to it that conditions exceeding the absolute maximum ratings should not be impressed to IC.

(4) GND electric potential
Set the voltage of GND terminal lowest at any operating condition. Make sure that each terminal voltage is not lower than that of GND terminal in consideration of transition status.

(5) Heat design
In consideration of allowable loss in actual use condition, carry out heat design with sufficient margin.

(6) Terminal to terminal shortcircuit and wrong packaging
When to package IC onto a board, pay sufficient attention to IC direction and displacement. Wrong packaging may destruct IC. And in the case of shortcircuit between IC terminals and terminals and power source, terminal and GND owing to foreign matter, IC may be destructed.

(7) Use in a strong electromagnetic field may cause malfunction, therefore, evaluate design sufficiently.

●Ordering Information

Product Code Description



●Lineup

Capacity	Package	
	Type	Quantity
2K	SOP8	Reel of 2500
	SOP-J8	
4K	SOP8	Reel of 2500
	SOP-J8	
	MSOP8	Reel of 3000
8K	SOP8	Reel of 2500
	SOP-J8	
16K	SOP8	Reel of 2500
	SOP-J8	

●**Physical Dimension Tape and Reel Information**

SOP8



<Tape and Reel information>

Tape	Embossed carrier tape
Quantity	2500pcs
Direction of feed	E2 (The direction is the 1pin of product is at the upper left when you hold reel on the left hand and you pull out the tape on the right hand)



∗Order quantity needs to be multiple of the minimum quantity.

●**Physical Dimension Tape and Reel Information - Continued**

SOP-J8



<Tape and Reel information>

Tape	Embossed carrier tape
Quantity	2500pcs
Direction of feed	E2 (The direction is the 1pin of product is at the upper left when you hold reel on the left hand and you pull out the tape on the right hand)



∗Order quantity needs to be multiple of the minimum quantity.

●**Physical Dimension Tape and Reel Information – Continued**

MSOP8



<Tape and Reel information>

Tape	Embossed carrier tape
Quantity	3000pcs
Direction of feed	TR (The direction is the 1pin of product is at the upper right when you hold reel on the left hand and you pull out the tape on the right hand)



∗Order quantity needs to be multiple of the minimum quantity.