Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!

Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email & Skype: info@chipsmall.com Web: www.chipsmall.com
Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

Dual N-Channel OptiMOS™ MOSFET

Features

- Dual N-channel OptiMOS™ MOSFET
- Optimized for high performance Buck converter
- Logic level (4.5V rated)
- 100% avalanche tested
- Qualified according to JEDEC[1)] for target applications
- Pb-free lead plating; RoHS compliant
- Halogen-free according to IEC61249-2-21
- Integrated monolithic Schottky-like diode

Pb-Free RoHS Halogen-Free

Product Summary

		Q1	Q2	
V_{DS}		25	25	V
$R_{DS(on),max}$	V_{GS}=10 V	4.6	1.2	mΩ
	V_{GS}=4.5 V	5.9	1.6	
I_D		40	40	A





Type	Package	Marking
BSC0910NDI	PG-TISON-8	0910NDI

Maximum ratings, at T_j=25 °C, unless otherwise specified [2)]

Parameter	Symbol	Conditions	Value		Unit
			Q1	Q2	
Continuous drain current	I_D	T_C=70 °C, V_{GS}=10 V	40	40	A
		T_A=25 °C, V_{GS}=4.5 V[3)]	16	31	
		T_A=70 °C, V_{GS}=4.5 V[3)]	13	25	
		T_A=25 °C, V_{GS}=10 V[4)]	11	22	
Pulsed drain current[5)]	$I_{D,pulse}$	T_C=70 °C	160	160	
Avalanche energy, single pulse	E_{AS}	Q1: I_D=20 A, Q2: I_D=20 A, R_{GS}=25 Ω	12	80	mJ
Gate source voltage	V_{GS}		±20		V
Power dissipation	P_{tot}	T_A=25 °C[2)]	2.5	2.5	W
		T_A=25 °C, minimum footprint[4)]	1.0	1.0	
Operating and storage temperature	T_j, T_{stg}		-55 ... 150		°C
IEC climatic category; DIN IEC 68-1			55/150/56		

Parameter		Symbol	Conditions	Values			Unit
				min.	typ.	max.	
Thermal characteristics							
Thermal resistance, junction - case	Q1	R_{thJC}		-	-	4.5	K/W
	Q2			-	-	1.5	
Thermal resistance, junction - ambient[1)]	Q1	R_{thJA}	6 cm^2 cooling area[3)]	-	-	50	
	Q2						
	Q1		minimal footprint, steady state[4)]	-	-	125	
	Q2						
Electrical characteristics, at T_j=25 °C, unless otherwise specified							
Static characteristics							
Drain-source breakdown voltage	Q1	$V_{(BR)DSS}$	V_{GS}=0 V, I_D=10 mA	25	-	-	V
	Q2						
Breakdown voltage temperature coefficient	Q1	$dV_{(BR)DSS}/dT_j$	I_D=10 mA, referenced to 25 °C	-	15	-	mV/K
	Q2						
Gate threshold voltage	Q1	$V_{GS(th)}$	V_{DS}=V_{GS}, I_D=250 µA	1	-	2	V
	Q2						
Zero gate voltage drain current	Q1	I_{DSS}	V_{DS}=20 V, V_{GS}=0 V, T_j=25 °C	-	-	1	µA
	Q2			-	-	500	
	Q1		V_{DS}=20 V, V_{GS}=0 V, T_j=150 °C	-	-	0.1	mA
	Q2			-	3	-	
Gate-source leakage current	Q1	I_{GSS}	V_{GS}=20 V, V_{DS}=0 V	-	-	100	nA
	Q2						
Drain-source on-state resistance	Q1	$R_{DS(on)}$	V_{GS}=4.5 V, I_D=25 A	-	4.7	5.9	mΩ
	Q2			-	1.25	1.6	
	Q1		V_{GS}=10 V, I_D=25 A	-	3.5	4.6	
	Q2			-	0.9	1.2	
Gate resistance	Q1	R_G		0.4	0.8	1.6	Ω
	Q2			0.4	0.7	1.4	
Transconductance	Q1	g_{fs}	$\|V_{DS}\|>2\|I_D\|R_{DS(on)max}$, I_D=30 A	42	84	-	S
	Q2			85	170	-	

Parameter		Symbol	Conditions	Values			Unit
				min.	typ.	max.	
Dynamic characteristics							
Input capacitance	Q1	C_{iss}	V_{GS}=0 V, V_{DS}= 12 V, f=1 MHz	-	760	1000	pF
	Q2			-	3400	4500	
Output capacitance	Q1	C_{oss}		-	370	500	
	Q2			-	1700	2300	
Reverse transfer capacitance	Q1	C_{rss}		-	35	-	
	Q2			-	150	-	
Turn-on delay time	Q1	$t_{d(on)}$	V_{DD}=12 V, V_{GS}=10 V, R_G=1.6 Ω, I_D=30 A	-	2.4	-	ns
	Q2			-	5.6	-	
Rise time	Q1	t_r		-	3.6	-	
	Q2			-	5.6	-	
Turn-off delay time	Q1	$t_{d(off)}$		-	13	-	
	Q2			-	28	-	
Fall time	Q1	t_f		-	2.4	-	
	Q2			-	4.1	-	
Gate Charge Characteristics							
Gate to source charge	Q1	Q_{gs}	V_{DD}=12 V, I_D=30 A, V_{GS}=0 to 4.5 V	-	1.9	2.5	nC
Gate to drain charge		Q_{gd}		-	1.2	1.8	
Switching charge		Q_g		-	5.0	6.6	
Gate plateau voltage		$V_{plateau}$		-	2.5	-	V
Gate to source charge	Q2	Q_{gs}		-	8.1	10.8	nC
Gate to drain charge		Q_{gd}		-	5.6	8.4	
Switching charge		Q_g			23	30.6	
Gate plateau voltage		$V_{plateau}$		-	2.4	-	V
Output charge	Q1	Q_{oss}	V_{DD}=12 V, V_{GS}=0 V	-	8	10.6	nC
	Q2			-	36	48	

Parameter		Symbol	Conditions	Values			Unit
				min.	typ.	max.	
Reverse Diode							
Diode continuous forward current	Q1	I_S	T_C=25 °C	-	-	28	A
	Q2			-	-	40	
Diode pulse current	Q1	$I_{S,pulse}$		-	-	160	
	Q2			-	-	160	
Diode forward voltage	Q1	V_{SD}	V_{GS}=0 V, I_F=20 A, T_j=25 °C	-	0.87	1	V
	Q2		V_{GS}=0 V, I_F=10 A, T_j=25 °C	-	0.56	0.7	
Reverse recovery charge	Q1	Q_{rr}	V_R=12 V, I_F=10 A, di_F/dt=400 A/µs	-	5	-	nC
	Q2			-	5	-	nC

[1] J-STD20 and JESD22

[2] One transistor active

[3] Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm2 (one layer, 70 µm thick) copper area for drain connection. PCB is

[4] Device mounted on a minimum pad (one layer, 70 µm thick). One transistor active.

[5] See figure 3 for more detailed information.

1 Power dissipation (Q1)

$P_{tot}=f(T_A)$ [3)]



2 Power dissipation (Q2)

$P_{tot}=f(T_A)$ [3)]



3 Drain current (Q1)

$I_D=f(T_C)$

parameter: $V_{GS}\geq 10$ V



4 Drain current (Q2)

$I_D=f(T_C)$

parameter: $V_{GS}\geq 10$ V



5 Safe operating area (Q1)

I_D=f(V_{DS}); T_C=25 °C; D=0

parameter: t_p



6 Safe operating area (Q2)

I_D=f(V_{DS}); T_C=25 °C; D=0

parameter: t_p



7 Max. transient thermal impedance (Q1)

Z_{thJC}=f(t_p)

parameter: $D=t_p/T$



8 Max. transient thermal impedance (Q2)

Z_{thJC}=f(t_p)

parameter: $D=t_p/T$



9 Typ. output characteristics (Q1)

I_D=f(V_{DS}); T_j=25 °C

parameter: V_{GS}



10 Typ. output characteristics (Q2)

I_D=f(V_{DS}); T_j=25 °C

parameter: V_{GS}



11 Typ. drain-source on resistance (Q1)

$R_{DS(on)}$=f(I_D); T_j=25 °C

parameter: V_{GS}



12 Typ. drain-source on resistance (Q2)

$R_{DS(on)}$=f(I_D); T_j=25 °C

parameter: V_{GS}



13 Typ. transfer characteristics (Q1)

I_D=f(V_{GS}); |V_{DS}|>2 | I_D| $R_{DS(on)max}$

parameter: T_j



14 Typ. transfer characteristics (Q2)

I_D=f(V_{GS}); |V_{DS}|>2 | I_D| $R_{DS(on)max}$

parameter: T_j



15 Drain-source on-state resistance (Q1)

$R_{DS(on)}$=f(T_j); I_D=25 A; V_{GS}=10 V



16 Drain-source on-state resistance (Q2)

$R_{DS(on)}$=f(T_j); I_D=25 A; V_{GS}=10 V



17 Typ. gate threshold voltage (Q1)

$V_{GS(th)}=f(T_j)$; $V_{GS}=V_{DS}$; $I_D=250$ µA



18 Typ. gate threshold voltage (Q2)

$V_{GS(th)}=f(T_j)$; $V_{GS}=V_{DS}$; $I_D=10$ mA



19 Typ. capacitances (Q1)

$C=f(V_{DS})$; $V_{GS}=0$ V; $f=1$ MHz



20 Typ. capacitances (Q2)

$C=f(V_{DS})$; $V_{GS}=0$ V; $f=1$ MHz



21 Forward characteristics of reverse diode (Q1)

$I_F=f(V_{SD})$

parameter: T_j



22 Forward characteristics of reverse diode (Q2)

$I_F=f(V_{SD})$

parameter: T_j



23 Avalanche characteristics (Q1)

$I_{AS}=f(t_{AV})$; $R_{GS}=25\ \Omega$

parameter: $T_{j(start)}$



24 Avalanche characteristics (Q2)

$I_{AS}=f(t_{AV})$; $R_{GS}=25\ \Omega$

parameter: $T_{j(start)}$



25 Typ. gate charge (Q1)

V_{GS}=f(Q_{gate}); I_D=20 A pulsed

parameter: V_{DD}



26 Typ. gate charge (Q2)

V_{GS}=f(Q_{gate}); I_D=20 A pulsed

parameter: V_{DD}



27 Drain-source breakdown voltage (Q1)

$V_{BR(DSS)}$=f(T_j); I_D=1 mA



28 Typ. drain-source leakage current (Q2)

I_{DSS}=f(V_{DS}); V_{GS}=0 V

parameter: T_j



PG-TISON



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	0.90	1.15	0.035	0.045
b	0.31	0.51	0.012	0.020
b1	0.00	0.05	0.000	0.002
c	0.10	0.30	0.004	0.012
D	4.90	5.10	0.193	0.201
D2	3.90	4.10	0.154	0.161
D3	2.80	3.00	0.110	0.118
E	5.90	6.10	0.232	0.240
E2	2.05	2.25	0.081	0.089
E3	1.12	1.32	0.044	0.052
E4	0.10	0.30	0.004	0.012
e	1.27 (BSC)		0.05 (BSC)	
N	8		8	
L	0.38	0.58	0.015	0.023
K1	0.82	1.02	0.032	0.040
K2	0.65	0.85	0.026	0.033
K3 = K4	0.50	0.70	0.019	0.027

DOCUMENT NO.	Z8B00162738
SCALE	0, 2.5, 0, 2.5, 5mm
EUROPEAN PROJECTION	
ISSUE DATE	21-09-2011
REVISION	01

PG-TISON-8


Powerstage: Boardpads & Apertures
SMD
4,42
0,66
0,61
0,83
0,83
4
2,15
6,5
0,7
0,6
4
0,21
3,14
1,17
0,72
0,83
0,68
0,66
0,61
4,32
0,76
0,51
0,73
0,2
0,75
1,07
0,75
0,25
6,4
1,02
0,6
0,41
0,2
0,5
0,9
0,35
0,2
0,73
0,76
0,51
(stencil thickness 120 µm)
copper
solder mask
stencil apertures

Published by
Infineon Technologies AG
81726 Munich, Germany

Legal Disclaimer
The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information
For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings
Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.
Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.