imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





HITFET[™] +

BTF3050TE

Smart Low-Side Power Switch

Single channel, 50 m Ω

Datasheet

Rev. 1.0, 2014-07-21

Automotive Power



Table of Contents

Table of Contents

1	Overview	4
2	Block Diagram	6
3 3.1 3.2 3.3	Pin Configuration Pin Assignment BTF3050TE Pin Definitions and Functions Voltage and Current Definition	7 7 7 7
4 4.1 4.2 4.3 4.3.1 4.3.2	General Product Characteristics Absolute Maximum Ratings Functional Range Thermal Resistance PCB set up Transient Thermal Impedance	8 9 10 10
5 5.1 5.2 5.3 5.3.1 5.3.2 5.4 5.5 5.6	Power Stage Output On-state Resistance Resistive Load Output Timing Inductive Load Output Clamping Maximum Load Inductance Reverse/Inverse Current Capability Adjustable Swtiching Speed / Slew Rate Characteristics	13 13 14 14 15 15 16 17
6 6.1 6.2 6.3 6.4	Protection Functions Over Voltage Clamping on OUTput Thermal Protection with Latched Fault Signal Overcurrent Limitation / Short Circuit Behavior Characteristics	18 18 18 19 21
7 7.1 7.2	Diagnostics	22 22 23
8 8.1 8.1.1 8.2 8.3	Supply and Input Stage	24 24 24 24 25
9 9.1 9.2 9.3 9.4	Electrical Characteristics Power Stage Protection Diagnostics Supply and Input Stage	26 26 27 28 30
10 10.1 10.2 10.3 10.4	Characterisation Results Power Stage Dynamic charactersitics: Protection Supply and Input Stage	31 31 33 40 43
11	Application Information	46



HITFET - BTF3050TE Smart Low-Side Power Switch

Table of Contents

11.1	Design and Layout Recommendations/Considerations	46
12	Package Outlines BTF3050TE	47
13	Revision History	48



HITFET - BTF3050TE Smart Low-Side Power Switch

BTF3050TE



1 Overview

Application

- Suitable for resistive, inductive and capacitive loads
- · Replaces electromechanical relays, fuses and discrete circuits
- Most suitable for inductive loads as well as loads with inrush currents

Features

- Single channel device
- · Very low power DMOS leakage current in OFF state
- 3.3 V and 5 V compatible logic inputs
- Electrostatic discharge protection (ESD)
- Adjustable switching speed
- Digital Feedback
- Green Product (RoHS compliant)
- AEC Qualified

Description

The BTF3050TE is a 50 m Ω single channel Smart Low-Side Power Switch in a PG-TO252-5 package providing embedded protective functions. The power transistor is built by a N-channel vertical power MOSFET. The device is monolithically integrated. The BTF3050TE is automotive qualified and is optimized for 12V automotive and industrial applications.

Table 1 Product Summary

Operating voltage range	V _{OUT}	3 28 V
Maximum load voltage	V _{BAT(LD)}	40 V
Operating supply voltage range	V _{DD}	3.0 5.5 V
Maximum input voltage	V _{IN}	5.5 V
Maximum On-State resistance at T_J = 150°C, V_{DD} = 5V	R _{DS(ON)}	100 mΩ
Nominal load current	I _{L(NOM)}	3.0 A
Minimum current limitation trigger level	I _{L(LIM)_TRIGGER}	30 A
Maximum OFF state load current at $T_J \le 85 \degree C$	I _{L(OFF)}	2 μΑ
Maximum stand-by supply current at $T_{\rm J}$ = 25 °C	I _{DD(OFF)}	6 μΑ

Туре	Package	Marking
BTF3050TE	PG-TO252-5	



PG-TO252-5



Overview

Diagnostic Functions

- · Short circuit to battery
- Over temperature
- Stable latching diagnostic signal

Protection Functions

- Over temperature shutdown with auto-restart
- Active clamp over voltage protection of the output
- Current limitation
- Enhanced short circuit protection

Detailed Description

The device is able to switch all kind of resistive, inductive and capacitive loads, limited by clamping energy (E_{AS}) and maximum current capabilities.

The BTF3050TE offers dedicated ESD protection on the IN, VDD and SRP pins which refers to the Ground pin, as well as an over voltage clamping of the output to Source/GND.

The over voltage protection gets activated during inductive turn off conditions or other over voltage events (e.g. load dump). The power MOSFET is limiting the drain-source voltage, if it rises above the $V_{\text{OUT(CLAMP)}}$.

The over temperature protection prevents the device from overheating due to overload and/or bad cooling conditions.

The BTF3050TE has a thermal-restart function. The device will turn on again, if input is still high, after the measured temperature has dropped below the thermal hysteresis.



Block Diagram

2 Block Diagram







Pin Configuration

3 Pin Configuration

3.1 Pin Assignment BTF3050TE



Figure 2 Pin Configuration PG-TO252-5

3.2 Pin Definitions and Functions

Pin	Symbol	Function
1	IN	Input pin
2	VDD	5V supply pin
3,6	OUT	Drain, Load connection for power DMOS
4	SRP	Slew rate adjustment and digital status feedback
5	GND	Ground, Source of power DMOS

3.3 Voltage and Current Definition

Figure 3 shows all external terms used in this data sheet, with associated convention for positive values.



Figure 3 Naming Definition of electrical parameters



General Product Characteristics

4 General Product Characteristics

4.1 Absolute Maximum Ratings

Table 2 Absolute Maximum Ratings¹⁾

 $T_{\rm J}$ = -40 °C to +150 °C; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Pos.	Parameter	Symbol	Limit Values		Unit	Note /
			Min.	Max.		Test Condition
Voltage	es		•	- !		
4.1.1	Supply voltage	V_{DD}	-0.3	5.5	V	-
4.1.2	Output voltage	V _{OUT}	-0.3	40	V	internally clamped
4.1.3	Battery voltage for short circuit protection	V _{BAT(SC)}	-	28	V	l) l = 0 5m R_{SC} = 30 mΩ + R _{CABLE} R_{CABLE} = l * 16 mΩ/m L_{SC} = 5 µH + L _{CABLE} I_{CABLE} = l * 1 µH/m
4.1.4	Battery voltage for load dump protection ($V_{BAT(LD)} = V_A + V_S$ with $V_A = 13.5$ V)	V _{BAT(LD)}	-	40	V	$R_{L} = 2 \Omega,$ $R_{L} = 4.5 \Omega,$ $t_{D} = 400 \text{ ms},$ suppressed pulse
Input a	nd SRP Pins					
4.1.5	Input Voltage	$V_{\rm IN}$	-0.3	5.5	V	-
4.1.6	SRP pin Voltage	V_{SRP}	-0.3	5.5	V	$V_{\rm SRP} < V_{\rm DD}$
Power	Stage			1		
4.1.7	Load current	<i>I</i> _	-	I _{L(LIM)} _	A	<i>T</i> _J < 150 °C
Energi	es					
4.1.8	Unclamped single inductive energy single pulse	E _{AS}	-	120	mJ	$I_{L(0)} = I_{L(NOM)}$ $V_{BAT} = 13.5 V$ $T_{J(0)} = 150 \text{ °C}$
4.1.9	Unclamped repetitive inductive energy pulse with 100k cycles	E _{AR(100k)}	_	80	mJ	$I_{L(0)} = 4.5 \text{A}$ $V_{BAT} = 13.5 \text{ V}$ $T_{J(0)} = 105 \text{ °C}$
Tempe	ratures					
4.1.10	Operating temperature	T _J	-40	+150	°C	-
4.1.11	Storage temperature	$T_{\rm STG}$	-55	+150	°C	-
ESD Su	usceptibility		+			+
4.1.12	ESD susceptibility (all pins)	V_{ESD}	-2	2	kV	HBM ³⁾
4.1.13	ESD susceptibility OUT pin vs. GND	$V_{\rm ESD}$	-4	4	kV	HBM ³⁾
4.1.14	ESD susceptibility	$V_{\rm ESD}$	-750	750	V	CDM ⁴)

1) Not subject to production test, specified by design.



General Product Characteristics

- 2) $V_{\text{BAT(LD)}}$ is setup without the DUT connected to the generator per ISO7637-1; R_1 is the internal resistance of the load dump test pulse generator; t_D is the pulse duration time for load dump pulse (pulse 5) according ISO 7637-1, -2.
- 3) ESD susceptibility, HBM according to ANSI/ESDA/JEDEC JS-001 (1.5 k Ω , 100 pF)
- 4) ESD susceptibility, Charged Device Model "CDM" ESDA STM5.3.1 or ANSI/ESD S.5.3.1
- Note: Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- Note: Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation

4.2 Functional Range

Table 3Functional Range¹⁾

Pos.	Parameter	Symbol	Limit Values			Unit	Note /
			Min.	Тур.	Max.		Test Condition
4.2.1	Supply Voltage Range for Normal Operation	$V_{\rm DD(NOR)}$	3.0	5.0	5.5	V	-
4.2.2	Supply current continuous ON operation	$I_{\rm DD}$	-	2.5	6	mA	-
4.2.3	Standby supply current (ambient)	I _{DD(OFF)_25}	-	1.5	6	μA	<i>T</i> _J = 25 °C
4.2.4	Maximum standby supply current (hot)	I _{DD(OFF)_150}	-	6	14	μA	<i>T_J</i> = 150°C
4.2.5	Battery Voltage Range for Nominal Operation	$V_{\rm BAT(NOR)}$	8	13.5	18	V	-
4.2.6	Extended Battery Voltage Range for Operation	$V_{BAT(EXT)}$	3	-	28	V	parameter deviations possible
4.2.7	SRP pin resistor for normal operation	R _{SRP(NOR)}	5	-	70	kΩ	-
4.2.8	SRP pin resistor for extended operation	R _{SRP(EXT)}	0	-	600	Ω	no latched fault available

1) Not subject to production test, specified by design.

Note: Within the functional range the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the related electrical characteristics table.



General Product Characteristics

4.3 Thermal Resistance

Note: This thermal data was generated in accordance with JEDEC JESD51 standards. For more information, go to **www.jedec.org**.

Table 4Thermal resistance

Pos.	Parameter	Symbol	Limit Values			Unit	Note /
			Min.	Тур.	Max.		Test Condition
4.3.1	Junction to Case	R _{thJC}	-	1.9	-	K/W	1) 2)
4.3.2	Junction to Ambient (2s2p)	$R_{\rm thJA(2s2p)}$	-	25	_	K/W	1) 3)
4.3.3	Junction to Ambient (1s0p+600mm ² Cu)	R _{thJA(1s0p)}	-	38	-	K/W	1) 4)

1) Not subject to production test, specified by design

2) Specified R_{thJC} value is simulated at natural convection on a cold plate setup (all pins are fixed to ambient temperature). T_{C} = 85 °C. Device is loaded with 1W power.

 3) Specified R_{thJA} value is according to Jedec JESD51-2,-5,-7 at natural convection on FR4 2s2p board; The product (Chip+Package) was simulated on a 76.2 x 114.3 x 1.5 mm board with 2 inner copper layers (2 x 70µm Cu, 2 x 35µm Cu). Where applicable a thermal via array under the exposed pad contacted the first inner copper layer. T_a = 85 °C, Device is loaded with 1W power.

4) Specified R_{thJA} value is according to Jedec JESD51-2,-5,-7 at natural convection on FR4 1s0p board; The product (Chip+Package) was simulated on a 76.2 x 114.3 x 1.5 mm board with additional heatspreading copper area of 600mm² and 70 μm thickness. T_a = 85°C, Device is loaded with 1W power.

4.3.1 PCB set up

The following PCB set up was implemented to determine the transient thermal impedance.









HITFET - BTF3050TE Smart Low-Side Power Switch

General Product Characteristics



Figure 6 PCB layout

4.3.2 Transient Thermal Impedance



Figure 7 Typical transient thermal impedance $Z_{thJA} = f(t_p)$, $T_a = 85 \text{ °C}$ Value is according to Jedec JESD51-2,-7 at natural convection on FR4 2s2p board; The product (Chip+Package) was simulated on a 76.2 x 114.3 x 1.5 mm³ board with 2 inner copper layers (2 x 70 mm Cu, 2 x 35 mm Cu). Where applicable a thermal via array under the ex posed pad contacted the first inner copper layer. Device is dissipating 1 W power.



HITFET - BTF3050TE Smart Low-Side Power Switch

General Product Characteristics



Figure 8 Typical transient thermal impedance $Z_{thJA} = f(t_p)$, $T_a = 85 \degree$ C Value is according to Jedec JESD51-3 at natural convection on FR4 1s0p board. Device is dissipating 1 W power.



5 Power Stage

5.1 Output On-state Resistance

The on-state resistance depends on the supply voltage as well as on the junction temperature $T_{\rm J}$. Figure 9 shows this dependencies in terms of temperature and voltage for the typical on-state resistance $R_{\rm DS(ON)}$. The behavior in reverse polarity is described in chapter"Reverse/Inverse Current Capability" on Page 15.



Figure 9 Typical On-State Resistance,

 $R_{\text{DS(ON)}} = f(T_{\text{J}}), V_{\text{DD}} = 5 \text{ V}, V_{\text{DD}} = 3 \text{ V}, V_{\text{IN}} = \text{high}$

A high signal at the input pin causes the power DMOS to switch ON with a dedicated slope. To achieve a reasonable $R_{DS(ON)}$ and the specified switching speed a 5V supply is required.

5.2 Resistive Load Output Timing

Figure 10 shows the typical timing when switching a resistive load.



Figure 10 Definition of Power Output Timing for Resistive Load



5.3 Inductive Load

5.3.1 Output Clamping

When switching off inductive loads with low side switches, the drain-source voltage V_{OUT} rises above battery potential, because the inductance intends to continue driving the current. To prevent unwanted high voltages the device has a voltage clamping mechanism to keep the voltage at $V_{\text{OUT}(\text{CLAMP})}$. During this clamping operation mode the device heats up as it dissipates the energy from the inductance. Therefore the maximum allowed load inductance is limited. See Figure 11 and Figure 12 for more details.







Figure 12 Switching an Inductive Load



Note: Repetitive switching of inductive load by V_{DD} instead of using the input is a not recommended operation and may affect the device reliability and reduce the lifetime.

5.3.2 Maximum Load Inductance

While demagnetization of inductive loads, energy has to be dissipated in the BTF3050TE. This energy can be calculated by the following equation:

$$E = V_{\text{OUT}(\text{CLAMP})} \cdot \left[\frac{V_{\text{BAT}} - V_{\text{OUT}(\text{CLAMP})}}{R_{\text{L}}} \cdot \ln \left(1 - \frac{R_{\text{L}} \cdot I_{\text{L}}}{V_{\text{BAT}} - V_{\text{OUT}(\text{CLAMP})}} \right) + I_{\text{L}} \right] \cdot \frac{L}{R_{\text{L}}}$$

Following equation simplifies under assumption of $R_{\rm L} = 0$

$$E = \frac{1}{2}LI_{L}^{2} \cdot \left(1 - \frac{V_{BAT}}{V_{BAT} - V_{OUT(CLAMP)}}\right)$$

Figure 13 shows the inductance / current combination the BTF3050TE can handle.

For maximum single avalanche energy please also refer to EAS value in "Energies" on Page 8





5.4 Reverse/Inverse Current Capability

A reverse battery situation means the OUT pin is pulled below GND potential to -V_{BAT} via the load Z_L.

In this situation the load is driven by a current through the intrinsic body diode of the BTF3050TE and all protection, such as current limitation, over temperature or over voltage clamping, are inactive.

In certain application cases (for example, usage in a bridge or half-bridge configuration) the intrinsic reverse body diode is used for freewheeling of an inductive load. In this case the device is still supplied but an inverse current is flowing from GND to OUT(drain) and the OUT will be pulled below GND.



In inverse or reverse operation via the reverse body diode, the device is dissipating a power loss which is defined by the driven current and the voltage drop on the body diode $-V_{DS}$.

During inverse current, an increased supply current $I_{\rm DD}$ flowing into $V_{\rm DD}$ needs to be considered. The device might be reset by inverse current.

5.5 Adjustable Swtiching Speed / Slew Rate

In order to optimize electromagnetic emission, the switching speed of the MOSFET can be adjusted by connecting an external resistor between SRP pin and GND. This allows for balancing between electromagnetic emissions and power dissipation. Shorting the SRP pin to GND represents the fastest switching speed. Open SRP pin represents the slowest switching speed. It is recommended to put a high ohmic resistor like $200k\Omega$ on this SRP pin to GND.

The accuracy of the switching speed adjustment is dependent on the precision of the external resistor used. It's recommended to use accurate resistors.

Figure 14 shows the simplified relation between the resistor value and the switching times.



Figure 14 Typical simplified relation between switching time and R_{SRP} resistor values used on SRP pin ($V_{BAT} = 13.5V$)

It is not recommended to change the slew rate resistance during switching (supplied device, $V_{\text{DD}} > V_{\text{DD(UV_ON)}}$). Otherwise undefined switching behavior can occur.

Slew Rate in Fault mode (fault signal set):

Beside the normal slew rate function the SRP pin is also used as fault feedback output. In case of a latched fault caused by over temperature detection the SRP pin will be internally pulled to V_{DD} . For details please refer to **"Functional Description of the SRP Pin" on Page 22.** In this operation mode (latched fault signal) the slew rate control by R_{SRP} will be ignored and the switching speed (dynamic characteristics) will be set to fault mode default values . As long as the fault signal is set and the SRP-pin is not shorted to GND a fast default slew rate adjustment (like for $R_{SRP} = 5.8$ k Ω) will be applied to the device.



If the SRP pin will be externally pulled up above the normal SRP pin voltage $V_{SRP(NOR)}$ (e.g. to V_{DD}) the slowest slew rate settings will be applied.

5.6 Characteristics

Please see "Power Stage" on Page 26 for electrical characteristic table.



6 Protection Functions

The device provides embedded protection functions. Integrated protection functions are designed to prevent IC destruction under fault conditions described in the datasheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not to be used for continuous or repetitive operation. Over temperature is indicated by a high-logic active fault signal on the SRP pin.

6.1 Over Voltage Clamping on OUTput

The BTF3050TE is equipped with a voltage clamp circuitry that keeps the drain-source voltage V_{DS} at a certain level $V_{\text{OUT(CLAMP)}}$. The over voltage clamping is overruling the other protection functions. Power dissipation has to be limited to keep the maximum allowed junction temperature.

This function is also used in terms of inductive clamping. Please see also "Output Clamping" on Page 14 for more details.

6.2 Thermal Protection with Latched Fault Signal

The device is protected against over temperature due to overload and/or bad cooling conditions by an integrated temperature sensor. The thermal protection is available if the device is active.

The device incorporates an absolute $(T_{J(SD)})$ and a dynamic temperature limitation $(\Delta T_{J(SW)})$. Triggering one of them will cause the output to switch off.

The switch off will be done with the fastest possible slew rate. The BTF3050TE has a thermal-restart function. If input (IN) is still high the device will turn on again after the junction temperature has dropped below the thermal hysteresis.

In case of detected over temperature the fault signal will be set and the SRP pin will be internally pulled up to V_{DD} . This state is latched independent on the IN signal, providing a stable fault signal to be read out by a micro controller. The latched fault signal needs to be reset by low signal ($V_{\text{SRP}} < V_{\text{SRP(RESET)}_{\text{MIN}}}$) at the SRP pin, provided that the junction temperature has decreased at least below the thermal hysteresis in the meantime. To reliably reset the latch the SRP pin needs to be pulled down with a minimum length of t_{RESET} .

As long as the fault signal is set and the SRP-pin is not shorted to GND a fast default slew rate adjustment (like for $R_{SRP} = 5.8 \text{k}\Omega$) will be applied to the device.

If the latched fault signal is not reset, the device logic stays active (also if IN = low) not entering the quiescent current mode and therefore reaching upper limits of normal supply current I_{DD} .

Please see "Diagnostics" on Page 22 for details on the feedback and reset function.





Figure 15 Thermal protective switch OFF scenario for case of overload or short circuit

Note: For better understanding, the time scale is not linear. The real timing of this drawing is application dependent.

6.3 Overcurrent Limitation / Short Circuit Behavior

This device is providing a smart overcurrent limitation which provides protection against short circuit conditions while allowing also load inrush currents higher than the current limitation level. To achieve this the device has a current limitation level $I_{L(LIM)}$ which is triggered by a higher trigger level $I_{L(LIM)}$ TRIGGER.

The condition short circuit is an overload condition to the device.

If the load current $I_{\rm L}$ reaches the current limitation trigger level $I_{\rm L(LIM)_TRIGGER}$ the internal current limitation will be activated and the device limits the current to a lower value $I_{\rm L(LIM)}$. The device starts heating up. When the thermal shutdown temperature $T_{\rm J(SD)}$ is reached, the device turns off. The time from the beginning of current limitation until the over temperature switch off depends strongly on the cooling conditions.

If input is still high the device will turn on again after the measured temperature has dropped below the thermal hysteresis. The current limitation trigger is a latched signal. It will be only reset by input (IN) pin low and resetting the fault latch (SRP-pin = low (below reset threshold)) at the same time. This means if the input stays high all the time during short circuit the current will be limited to $I_{L(LIM)}$ the following pulses (during thermal restart). It also means that the output current is limited to the current limitation level $I_{L(LIM)}$ until the current limitation trigger is not reset.

Figure 16 shows this behavior.





Figure 16 Short circuit protection via current limitation and thermal switch off, with latched fault signal on SRP (valid for R_{SRP} = 5...70 kOhm)

Note: For better understanding, the time scale is not linear. The real timing of this drawing is application dependent.

Behavior with overload current below current limitation trigger level

The lower current limitation level $I_{L(LIM)}$ will be also triggered by an thermal shutdown. This could be the case in terms of overload with a current still below the overcurrent limitation trigger level ($I_L < I_{L(LIM)}$ TRIGGER).





Figure 17 Example of overload behavior with thermal shutdown

Note: For better understanding, the time scale is not linear. The real timing of this drawing is application dependent.

6.4 Characteristics

Figure 18 Please see "Protection" on Page 27 for electrical characteristic table.



Diagnostics

7 Diagnostics

The BTF3050TE provides a latching digital fault feedback signal on the SRP pin triggered by an over temperature shutdown.

Additionally the device features an adjustable slew rate via the SRP pin.

7.1 Functional Description of the SRP Pin

The BTF3050TE provides digital status information via the combined status and Slew-Rate-Preset pin (SRP). This pin has three modes of operation:

Normal operation mode (slew rate mode; low signal)

The pin is used to define the switching speed of the BTF3050TE.

A resistor to ground defines the strength of the gate driver stage used to switch the power DMOS. The SRP pin works as a controlled low voltage output with a normal voltage up to $V_{SRP(NOR)}$, driving from V_{DD} a current out of the SRP-pin through the slew rate adjustment resistor.

For details on this function please refer to "Adjustable Swtiching Speed / Slew Rate" on Page 16.

The voltage on the SRP pin in normal operation mode is V_{SRP(NOR)}, signaling a low signal to the micro controller.

Latched Feedback mode (internal pull-up to $V_{\rm DD}$; high signal)

The pin is used to give an alarming feedback to the micro controller after an over temperature shut down.

The SRP pin is pulled to V_{DD} by an active internal pull-up source providing typical a current $I_{\text{SRP(FAULT)}}$, intend to signal a logic high to the micro controller. This mode stays active independent from the input pin state or internal restarts until it will be reset (see below).

During this mode the slew rate of the device is set to a fast "fault" mode slew rate (similar to the switching times at $R_{SRP} = 5.8 k\Omega$.)The latched fault/feedback mode and signal is available at slew rate resistors of $5k\Omega < R_{SRP} < 70 k\Omega$. (please see also Figure 21 "Availability of latched fault/feedback mode in dependency of slew rate resistor R_{SRP} " on Page 23)

Reset Latch (external pull-down)

The pin is used as an input pin to set the device back to normal mode and reset the fault latch.

To reset the device the voltage on the SRP pin needs to be forced below the reset threshold $V_{SRP(RESET)}$ by an external pull down (e.g. using the micro controller I/O as pull-down).

If the SRP pin will be pulled down below $V_{\text{SRP}(\text{RESET})}$ for a minimum time of t_{RESET} the logic resets the feedback latch, provided that its temperature has decreased at least the thermal hysteresis $\Delta T_{i(SW) HYS}$ in the meantime.

If INput is pulled down as well the current limitation trigger level will be also reset (enabling high peak currents again).

Figure 19 is showing the simplified circuitry used.

As long as the latched fault signal is not reset, the device logic stays active (also if IN = low) not entering the quiescent current mode.



Diagnostics



Figure 19 Feedback and control of BTF3050TE

Alternatively to a bidirectional pin, the micro controller can use a input and a output in parallel to drive the SRP pin.



Figure 20 Simplified functional block diagram of SRP pin





7.2 Characteristics

Please see "Diagnostics" on Page 28 for electrical characteristic table.



Supply and Input Stage

8 Supply and Input Stage

8.1 Supply Circuit

The supply pin V_{DD} is protected against ESD pulses as shown in **Figure 22**.

The device supply is not internal regulated but directly taken from a external supply. Therefore a reverse polarity protected and buffered 5V (or 3.3V) voltage supply is required. To achieve a reasonable $R_{\text{DS(ON)}}$ and the specified switching speed, a 5V (or 3.3V) supply is required.



Figure 22 Supply Circuit

8.1.1 Undervoltage Shutdown

In order to ensure a stable and defined device behavior under all allowed conditions the supply voltage V_{DD} is monitored.

The output switches off, if the supply voltage V_{DD} drops below the switch-off threshold $V_{\text{DD(TH)}}$. In this case also all latches will be reset. The device functions are only given for supply voltages above the supply voltage threshold $V_{\text{DD(TH)}}$. There is no failure feedback ensured for $V_{\text{DD}} < V_{\text{DD(TH)}}$.

8.2 Input Circuit

Figure 23 shows the input circuit of the BTF3050TE. Due to an internal pull-down it is ensured that the device switches off in case of open input pin. A Zener structure protects the input circuit against ESD pulses. As the BTF3050TE has a supply pin, the $R_{\text{DS(ON)}}$ of the power MOS is independent of the voltage on the IN pin (assumed V_{DD} is sufficient).



Supply and Input Stage



Figure 23 Simplified input circuitry

8.3 Characteristics

Please see "Supply and Input Stage" on Page 30 for electrical characteristic table.