

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









Smart Low-Side Power Switch





1 Overview

Basic Features

- Single channel device
- Very low output leakage current in OFF state
- Electrostatic discharge protection (ESD)
- Embedded protection functions (see below)
- ELV compliant package
- Green Product (RoHS compliant)
- AEC Qualified

Applications

- Suitable for resistive, inductive and capacitive loads
- · Replaces electromechanical relays, fuses and discrete circuits

Description


The BTS3035EJ is a 35 m Ω single channel Smart Low-Side Power Switch with in a PG-TDSO8-31 package providing embedded protective functions. The power transistor is built by an N-channel vertical power MOSEFT

The device is monolithically integrated. The BTS3035EJ is automotive qualified and is optimized for 12 V automotive applications.

Туре	Package	Marking		
BTS3035EJ	PG-TDSO8-31	S3035EJ		

Table 1 Product Summary

rubic 2 roduct building		
Operating voltage range	V_{OUT}	031 V
Maximum load voltage	$V_{BAT(LD)}$	40 V
Maximum input voltage	V _{IN}	5.5 V
Maximum On-State resistance at $T_J = 150$ °C, $V_{IN} = 5$ V	$R_{\rm DS(ON)}$	70 mΩ
Nominal load current	I _{L(NOM)}	5 A
Minimum current limitation	I _{L(LIM)}	20 A
Maximum OFF state load current at $T_J \le 85^{\circ}$ C	I _{L(OFF)}	2 μΑ



Smart Low-Side Power Switch



Overview

Diagnostic Functions

open-drain status output

Protection Functions

- · Over temperature shut-down with automatic-restart
- Active clamp over voltage protection
- Current limitation

Detailed Description

The device is able to switch all kind of resistive, inductive and capacitive loads, limited by maximum clamping energy and maximum current capabilities.

The BTS3035EJ offers ESD protection on the IN pin which refers to the Source pin (Ground).

The over temperature protection prevents the device from overheating due to overload and/or bad cooling conditions. The temperature information is given by a temperature sensor in the power MOSFET.

The BTS3035EJ has an auto-restart thermal shut-down function. The device will turn on again, if input is still high, after the measured temperature has dropped below the thermal hysteresis.

The over voltage protection can be activated during load dump or inductive turn off conditions. The power MOSFET is limiting the drain-source voltage, if it rises above the $V_{\text{OUT(CLAMP)}}$.

HITFET - BTS3035EJ Smart Low-Side Power Switch



Table of Contents

1	Overview	. 1
	Table of Contents	. 3
2	Block Diagram	. 5
3.1 3.2 3.3	Pin Configuration Pin Assignment BTS3035EJ Pin Definitions and Functions Voltage and current definition	. 6
4.1 4.2 4.3 4.3.1 4.3.2	General Product Characteristics Absolute Maximum Ratings Functional Range Thermal Resistance PCB set up Transient Thermal Impedance	. 8 10 11 11
5.1 5.2 5.3 5.3.1 5.3.1.1 5.4 5.5 5.6	Power Stage Output On-state Resistance Resistive Load Output Timing Inductive Load Output Clamping Maximum Load Inductance Reverse Current capability Inverse Current capability Characteristics	14 15 15 16 16
6 6.1 6.2 6.3 6.4	Protection Functions Over Voltage Clamping on OUTput Thermal Protection Short Circuit Protection / Current limitation Characteristics	18 18 18
7 7.1 7.2	Input Stage	20
8	Diagnostics	21
9.1 9.2 9.3 9.4	Power Stage	22 24 25
10 10.1 10.2 10.3 10.4	Characterization Results Power Stage Protection Input Stage Diagnosis	26 37 38 40
11	Application Information	42

Smart Low-Side Power Switch



11.1	Application Diagram	42
12	Package Outlines	43
12	Pavision History	11



Block Diagram

2 Block Diagram




Figure 1 Block Diagram



Pin Configuration

3 Pin Configuration

3.1 Pin Assignment BTS3035EJ




Figure 2 Pin Configuration

3.2 Pin Definitions and Functions

Pin	Symbol	Function
1	IN	Input pin
2	NC	not connected
3	STATUS	Open-drain status feedback (low active)
4	NC	not connected
5	NC	not connected
6, 7, 8	GND	Ground, Source of power DMOS ¹⁾
cooling tab	OUT	Drain, Load connection for power DMOS

¹⁾ All GND pins must be connected together.



Pin Configuration

3.3 Voltage and current definition

Figure 3 shows all external terms used in this datasheet, with associated convention for positive values.




Figure 3 Naming definition of electrical parameters

infineon

General Product Characteristics

4 General Product Characteristics

4.1 Absolute Maximum Ratings

Table 2 Absolute Maximum Ratings 1)

 $T_{\rm j}$ = -40°C to +150°C; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Min. Typ. M				
Voltages		*					
Output voltage	V_{OUT}	_	-	40	V	internally clamped	P_4.1.1
Battery voltage for short circuit protection	V _{BAT(SC)}	-	_	31	V	l = 0 or 5 m $R_{SC} = 20 \text{ m}\Omega + R_{Cable}$ $R_{Cable} = l * 16 \text{ m}\Omega/\text{m}$ $L_{SC} = 5 \mu H + L_{Cable}$ $L_{Cable} = l * 1 \mu H/\text{m}$ $V_{IN} = 5 \text{ V}$	P_4.1.2
Battery voltage for load dump protection	V _{BAT(LD)}	_	_	40	V	$R_{\rm I} = 2 \Omega$ $R_{\rm L} = 4.5 \Omega$ $t_{\rm D} = 400 \rm ms$ suppressed pulse	P_4.1.4
Input Pin							
Input Voltage	V_{IN}	-0.3	-	5.5	V	-	P_4.1.7
Input current in inverse condition on OUT to GND)	I _{IN}	_	_	2	mA	3) V _{OUT} < -0.3 V	P_4.1.10
Status Pin							
Status Voltage	V_{STATUS}	-0.3	-	5.5	٧	-	P_4.1.11
Status current	I _{STATUS}	_	_	5	mA	-0.3 V < V _{STATUS} < 5.5 V	P_4.1.12
Status current in inverse current condition on STATUS	I _{STATUS_L}	-1	_	-	mA	V _{STATUS} < -0.3 V	P_4.1.13
Power Stage							
Load current	<i>I</i> _L	_	-	I _{L(LIM)}	Α	-	P_4.1.14
Energies	,	•		•	•	,	
Unclamped single inductive energy single pulse	E _{AS}	-	-	105	mJ	$I_{L(0)} = I_{L(NOM)}$ $V_{BAT} = 13.5 \text{ V}$ $T_{J(0)} = 150^{\circ}\text{C}$	P_4.1.18
Unclamped repetitive inductive energy pulse with 10k	E _{AR(10k)}	-	-	105	mJ	$I_{L(0)} = I_{L(NOM)}$ $V_{BAT} = 13.5 \text{ V}$ $T_{J(0)} = 105 \text{ °C}$	P_4.1.30

Smart Low-Side Power Switch



General Product Characteristics

Table 2 Absolute Maximum Ratings 1) (cont'd)

 T_j = -40°C to +150°C; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or Test Condition	Number	
		Min. Typ.		Max.				
Unclamped repetitive inductive energy pulse with 100k cycles	E _{AR(100k)}	_	-	84	mJ	$I_{L(0)} = I_{L(NOM)}$ $V_{BAT} = 13.5 \text{ V}$ $T_{J(0)} = 105 \text{ °C}$	P_4.1.36	
Unclamped repetitive inductive energy pulse with 1M	E _{AR(1M)}	-	-	67	mJ	$I_{L(0)} = I_{L(NOM)}$ $V_{BAT} = 13.5 \text{ V}$ $T_{J(0)} = 105 \text{ °C}$	P_4.1.42	
Temperatures		•						
Operating temperature	T_{J}	-40	-	+150	°C	-	P_4.1.52	
Storage temperature	$T_{\rm STG}$	-55	_	+150	°C	-	P_4.1.53	
ESD Susceptibility		•		•				
ESD susceptibility (all pins)	V_{ESD}	-3	-	3	kV	HBM ⁴⁾	P_4.1.54	
ESD susceptibility OUT-pin to GND	V _{ESD}	-10	-	10	kV	HBM ⁵⁾	P_4.1.55	
ESD susceptibility	V_{ESD}	-1	-	1	kV	CDM ⁶⁾	P_4.1.56	
ESD susceptibility non- corner pins	V _{ESD}	-1	-	1	kV	CDM ⁷⁾	P_4.1.57	

- 1) Not subject to production test, specified by design.
- 2) $V_{\rm BAT(LD)}$ is setup without the DUT connected to the generator per ISO 7637-1; $R_{\rm I}$ is the internal resistance of the load dump test pulse generator; $t_{\rm D}$ is the pulse duration time for load dump pulse (pulse 5) according ISO 7637-1, -2.
- 3) Maximum allowed value. Consider also inverse input current in inverse condition I_{IN(-VOUT)} in Chapter 9
- 4) ESD susceptibility, HBM according to ANSI/ESDA/JEDEC JS001 (1.5 k Ω , 100 pF)
- 5) ESD susceptibility, HBM according to ANSI/ESDA/JEDEC JS001 (1.5 k Ω , 100 pF)
- 6) ESD susceptibility, Charged Device Model "CDM" ESDA STM5.3.1 or ANSI/ESD S.5.3.1
- 7) ESD susceptibility, Charged Device Model "CDM" ESDA STM5.3.1 or ANSI/ESD S.5.3.1

Notes

- 1. Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- 2. Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.

Smart Low-Side Power Switch



General Product Characteristics

4.2 Functional Range

Table 3 Functional Range 1)

Please refer to "Electrical Characteristics" on Page 22 for test conditions

Parameter	Symbol		Value	S	Unit	Note or	Number
		Min.	Тур.	Max.		Test Condition	
Battery Voltage Range for Nominal Operation	V _{BAT(NOR)}	6.0	13.5	18.0	V	-	P_4.2.1
Extended Battery Voltage Range for Operation	$V_{\text{BAT}(\text{EXT})}$	0	-	31	V	parameter deviations possible	P_4.2.2
Input Voltage Range for Nominal Operation	$V_{\rm IN(NOR)}$	3.0	_	5.5	V	-	P_4.2.3
Junction Temperature	T_{J}	-40	_	150	°C	_	P_4.2.5

¹⁾ Not subject to production test, specified by design

Note:

Within the functional range the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the related electrical characteristics table.

infineon

General Product Characteristics

4.3 Thermal Resistance

Note: This thermal data was generated in accordance with JEDEC JESD51 standards.

For more information, go to www.jedec.org.

Table 4 Thermal Resistance PG-TDSO8-31

Parameter	Symbol		Value	S	Unit	Note or	Number
		Min.	Тур.	Max.		Test Condition	
Junction to Soldering Point	R_{thJSP}	_	1.9	-	K/W	1) 2)	P_4.3.3
Junction to Ambient (2s2p)	R _{thJA(2s2p)}	_	34	-	K/W	1) 3)	P_4.3.9
Junction to Ambient (1s0p+600 mm ² Cu)	R _{thJA(1s0p)}	_	45	-	K/W	1) 4)	P_4.3.15
Junction to Ambient (1s0p+300 mm ² Cu)	R _{thJA(1s0p)}	_	55	-	K/W	1) 5)	P_4.3.21

- 1) Not subject to production test, specified by design
- 2) Specified R_{thJSP} value is simulated at natural convection on a cold plate setup (all pins are fixed to ambient temperature).
 - T_A = 85°C. Device is loaded with 1 W power.
- 3) Specified R_{thJA} value is according to Jedec JESD51-2,-5,-7 at natural convection on FR4 2s2p board; The product (Chip + Package) was simulated on a 76.2 x 114.3 x 1.5 mm board with 2 inner copper layers (2 x 70 μ m Cu, 2 x 35 μ m Cu). Where applicable a thermal via array under the ex posed pad contacted the first inner copper layer. T_A = 85°C, Device is loaded with 1 W power.
- 4) Specified R_{thJA} value is according to Jedec JESD51-2,-5,-7 at natural convection on FR4 1s0p board; The product (Chip + Package) was simulated on a 76.2 x 114.3 x 1.5 mm board with additional heatspreading copper area of 600 mm² and 70 μ m thickness. T_{A} = 85°C, Device is loaded with 1 W power.
- 5) Specified R_{thJA} value is according to Jedec JESD51-2,-5,-7 at natural convection on FR4 1s0p board; The product (Chip + Package) was simulated on a 76.2 x 114.3 x 1.5 mm board with additional heatspreading copper area of 300 mm² and 70 μ m thickness. T_{A} = 85°C, Device is loaded with 1 W power.

4.3.1 PCB set up

The following PCB set up was implemented to determine the transient thermal impedance¹⁾




Figure 4 Cross section JEDEC2s2p

^{1) (*)} means percentual Cu metalization on each layer



General Product Characteristics




Figure 5 **Cross section JEDEC1s0p**




Figure 6 **PCB** layout

Transient Thermal Impedance 4.3.2



General Product Characteristics




Figure 7 Typical transient thermal impedance $Z_{thJA} = f(t_p)$, $T_A = 85^{\circ}$ C Value is according to Jedec JESD51-2,-7 at natural convection on FR4 2s2p board; The product (Chip + Package) was simulated on a 76.2 x 114.3 x 1.5 mm³ board with 2 inner copper layers (2 x 70 μ m Cu, 2 x 35 μ m Cu). Device is dissipating 1 W power.




Figure 8 Typical transient thermal impedance $Z_{\rm thJA} = f(t_{\rm p})$, Ta = 85°C Value is according to Jedec JESD51-3 at natural convection on FR4 1s0p board. Device is dissipating 1 W power.

infineon

Power Stage

5 Power Stage

5.1 Output On-state Resistance

The on-state resistance depends on the junction temperature T_J . The Figure below show this dependencies in terms of temperature and voltage for the typical on-state resistance $R_{\rm DS(ON)}$. The behavior in reverse polarity is described in "Reverse Current capability" on Page 16




Figure 9 Typical On-State Resistance, $R_{DS(ON)} = f(T_J), V_{IN} = 3 \text{ V}; V_{IN} = 5 \text{ V}$

5.2 Resistive Load Output Timing

Figure 10 shows the typical timing when switching a resistive load.




Figure 10 Definition of Power Output Timing for Resistive Load



Power Stage

5.3 Inductive Load

5.3.1 Output Clamping

When switching off inductive loads with low side switches, the Drain-Source voltage $V_{\rm OUT}$ rises above battery potential, because the inductance intends to continue driving the current. To prevent unwanted high voltages the device has a voltage clamping mechanism to keep the voltage at $V_{\rm OUT(CLAMP)}$. During this clamping operation mode the device heats up as it dissipates the energy from the inductance. Therefore the maximum allowed load inductance is limited. See **Figure 11** and **Figure 12** for more details.




Figure 11 Output Clamp Circuitry




Figure 12 Switching an Inductive Load

(infineon

Power Stage

5.3.1.1 Maximum Load Inductance

While demagnetization of inductive loads, energy has to be dissipated in the BTS3035EJ. This energy can be calculated by the following equation:

$$\mathbf{E} = V_{OUT(CLAMP)} \times \left[\frac{V_{BAT} - V_{OUT(CLAMP)}}{R_L} \times \ln \left(1 - \frac{R_L \times I_L}{V_{BAT} - V_{OUT(CLAMP)}} \right) + I_L \right] \times \frac{L}{R_L}$$
 (5.1)

Following equation simplifies under assumption of $R_1 = 0$

$$E = \frac{1}{2}LI_L^2 \times \left(1 - \frac{V_{BAT}}{V_{BAT} - V_{OUT(CLAMP)}}\right)$$
 (5.2)

For maximum single avalanche energy please also refer to EAS value in "Energies" on Page 8




Figure 13 Maximum load inductance for single pulse $L = f(I_L)$, $T_{J(0)} = T_{J, \text{ start}} = 150^{\circ}\text{C}$, $V_{BAT} = 13.5 \text{ V}$

5.4 Reverse Current capability

A reverse battery situation means the OUT pin is pulled below GND potentials to $-V_{BAT}$ via the load Z_L .

16

Smart Low-Side Power Switch



Power Stage

In this situation the load is driven by a current through the intrinsic body diode of the BTS3035EJ. During Reverse Battery all protection functions like current limitation, over temperature shut down and over voltage clamping are not available.

The device is dissipating a power loss which is defined by the driven current and the voltage drop on the DMOS reverse body diode "- V_{OUT} ".

5.5 Inverse Current capability

An inverse current situation means the OUT pin is pulled below GND potential by a current flowing from GND to OUT (for example in half-bridge configuration and inductive load using freewheeling via the low side path). In this situation the load is driven by a current through the intrinsic body diode (device off) of the BTS3035EJ. During Inverse operation all protection functions like current limitation, over temperature shut down and over voltage clamping are not available.

The device is dissipating a power loss which is defined by the driven current and the voltage drop on the DMOS reverse body diode "- V_{OUT} ".

Input current behavior during inverse condition on Output

Please note that during inverse current on drain an increased input current can flow ($I_{IN(-VOUT)}$). To limit this current it is needed to place a resistor (R_{IN}) in line with the input, also to prevent the microcontroller I/O pins from latching up in this case. The value of this resistor is a compromise of input voltage level in normal operation and maximum allowed device input current I_{IN} or I/O current (for example of microcontroller).

$$R_{IN\,\text{(min)}} = \frac{V_{OHuC\,\text{(max)}}}{I_{IN\,\text{(max)}}} \tag{5.3}$$

with $I_{\rm IN(max)}$ = 2 mA (see also "Absolute Maximum Ratings" on Page 8) allow for the device; $V_{\rm OH\mu C(max)}$ maximum high level voltage of the control signal (microcontroller I/O) and assuming $-V_{\rm OUT}$ = 1.1 V (worst case) in inverse condition on the output

If inverse current occurs while the STATUS is active (LOW), the STATUS will be reset (HIGH) after the inverse current disappears.

5.6 Characteristics

Please see "Power Stage" on Page 14 for electrical characteristic table.

infineon

Protection Functions

6 Protection Functions

The device provides embedded protection functions. Integrated protection functions are designed to prevent IC destruction under fault conditions described in the datasheet. Fault conditions are considered as "outside" normal operation. Protection functions are not designed for continuous repetitive operation.

6.1 Over Voltage Clamping on OUTput

The BTS3035EJ is equipped with a voltage clamp circuitry that keeps the drain-source (output to GND) voltage $V_{\rm DS}$ at a certain level $V_{\rm OUT(CLAMP)}$. The over voltage clamping is overruling the other protection functions. Power dissipation has to be limited to not exceed the maximum allowed junction temperature.

This function is also used in terms of inductive clamping. Please see also **Chapter 5.3.1** for more details.

6.2 Thermal Protection

The device is protected against over temperature due to overload and / or bad cooling conditions. To ensure this a temperature sensor is located in the power MOSFET.

The BTS3035EJ has a thermal protection function with automatic restart. After the device has switched off due to over temperature the device will stay off until the junction temperature has dropped down below the thermal hysteresis "Thermal Protection" on Page 18.




Figure 14 Thermal protective switch OFF scenario with thermal restart

The device also features a digital feedback on the dedicated status pin. This feedback is latched and can be read out easily by the microcontroller. Please see "Diagnostics" on Page 21 for details on this feedback.

6.3 Short Circuit Protection / Current limitation

The condition short circuit is an overload condition to the device. If the load current reaches the limitation value of $I_{L(LIM)}$ the device limits the current and therefore will start heating up. When the thermal shutdown temperature is reached, the device turns off.

The time from the beginning of current limitation until the over temperature switch off depends strongly on the cooling conditions.

Smart Low-Side Power Switch



Protection Functions

If input is still high the device will turn on again after the measured temperature has dropped below the thermal hysteresis.

Figure 15 shows this simplified behavior.




Figure 15 Short circuit protection via current limitation and over temperature switch off with autorestart

6.4 Characteristics

Please see "Protection Functions" on Page 18 for electrical characteristic table.



Input Stage

7 Input Stage

7.1 Input Circuit

Figure 16 shows the input circuit of the BTS3035EJ. In case of open or floating input pin the device will automatically switch off and remain off. An ESD Zener structure protects the input circuit against ESD pulses.




Figure 16 Simplified Input circuitry

7.2 Characteristics

Please see "Input Stage" on Page 25 for electrical characteristic table.



Diagnostics

8 Diagnostics

The BTS3035EJ provides a latching digital status signal via an open drain style feedback on the STATUS pin.

In case of a detected over temperature condition, the device pulls the STATUS pin down to GND (pin) by an internal pull-down intend to signal a low level to the micro controller. This pull-down signal stays active also during thermal restart until the input pin is pulled-down below the input threshold.

In normal operation the status needs to be externally pulled up to a 3 V/5 V supply to signal a high level.

Figure 17 shows this simplified behavior.




Figure 17 Short circuit protection via current limitation and over temperature switch off with autorestart and signaling via STATUS pin

Electrical Characteristics

Electrical Characteristics 9

9.1 **Power Stage**

Please see Chapter "Power Stage" on Page 14 for parameter description and further details.

Electrical Characteristics: Power Stage

 $T_{\rm j}$ = -40°C to +150°C, $V_{\rm BAT}$ =6 V to 18 V, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol		Values			Note or	Number
		Min.	Тур.	Max.		Test Condition	
Power Stage	-	*			*		
On-State resistance at hot temperature (150°C)	R _{DS(ON)_150}	_	58	70	mΩ	$T_{\rm J} = 150$ °C; $V_{\rm IN} = 5$ V; $I_{\rm L} = I_{\rm L(NOM)}$	P_9.1.3
On-State resistance at ambient temperature (25°C)	R _{DS(ON)_25}	_	30	_	mΩ	$T_{\rm J} = 25$ °C; $V_{\rm IN} = 5$ V; $I_{\rm L} = I_{\rm L(NOM)}$	P_9.1.9
Nominal load current	I _{L(NOM)}	-	5	-	A	$T_{J} < 150^{\circ}\text{C};$ $T_{A} = 85^{\circ}\text{C}$ $V_{IN} = 5 \text{ V}$	P_9.1.39
OFF state load current, Output leakage current	I _{L(OFF)_85}	_	-	0.6	μΑ	2) $V_{BAT} = 13.5 \text{ V};$ $V_{IN} = 0 \text{ V};$ $T_{J} \le 85^{\circ}\text{C}$	P_9.1.45
OFF state load current, Output leakage current	I _{L(OFF)_150}	_	1.3	4.3	μΑ	$V_{BAT} = 18 \text{ V};$ $V_{IN} = 0 \text{ V};$ $T_{J} = 150 ^{\circ}\text{C}$	P_9.1.51
Reverse body diode forward voltage	-V _{OUT}	-	0.8	1.1	V	$I_{L} = -I_{L(NOM)};$ $V_{IN} = 0 \text{ V}$	P_9.1.67

Smart Low-Side Power Switch



Electrical Characteristics

Table 5 **Electrical Characteristics: Power Stage** (cont'd)

 $T_i = -40$ °C to +150°C, $V_{BAT} = 6$ V to 18 V, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol		Values			Note or	Number
		Min.	Тур.	Max.		Test Condition	
Dynamic characteristics - switching of for definition details see Figure 10 "l	_	-		-	_		on Page 14
Turn-on time	t _{ON}	35	75	115	μs	$V_{IN} = 0 \text{ V to 5 V;}$ $V_{OUT} = 10\% V_{BAT}$	P_9.1.68
Turn-off time	t _{OFF}	70	135	210	μs	$V_{IN} = 5 \text{ V to 0 V;}$ $V_{OUT} = 90\% V_{BAT}$	P_9.1.69
Turn-on delay time	t_{DON}	5	15	25	μs	$V_{IN} = 0 \text{ V to 5 V};$ $V_{OUT} = 90\% V_{BAT}$	P_9.1.70
Turn-off delay time	t _{DOFF}	40	75	120	μs	$V_{IN} = 5 \text{ V to 0 V};$ $V_{OUT} = 10\% V_{BAT}$	P_9.1.71
Fall time, Falling output voltage (turnon)	t _F	30	60	90	μs	$V_{\text{IN}} = 0 \text{ V to 5 V};$ $V_{\text{OUT}} = 90\% V_{\text{BAT}} \text{ to}$ $V_{\text{OUT}} = 10\% V_{\text{BAT}}$	P_9.1.72
Rise time, Rising output voltage	t _R	30	60	90	μs	$V_{\text{IN}} = 5 \text{ V to 0 V};$ $V_{\text{OUT}} = 10\% V_{\text{BAT}} \text{ to}$ $V_{\text{OUT}} = 90\% V_{\text{BAT}}$	P_9.1.73
Turn-on Slew rate	-(ΔV/Δt) _{ON}	0.22	0.45	0.65	V/µs	$V_{\text{OUT}} = 90\% V_{\text{BAT}} \text{ to}$ $V_{\text{OUT}} = 50\% V_{\text{BAT}}$	P_9.1.74
Turn-off Slew rate	$(\Delta V/\Delta t)_{OFF}$	0.22	0.45	0.65	V/µs	$V_{\text{OUT}} = 50\% V_{\text{BAT}} \text{ to}$ $V_{\text{OUT}} = 90\% V_{\text{BAT}}$	P_9.1.75

- 1) Not subject to production test, calculated by $R_{\rm thJA}$ (JEDEC 2s2p, PCB) and $R_{\rm DS(ON)}$
- 2) Not subject to production test, specified by design;
- 3) Not subject to production test, calculated with delay time ON and fall time
- 4) Not subject to production test, calculated with delay time OFF and rise time
- 5) Not subject to production test, calculated slew rate between 90% and 50% $V_{\rm OUT}$
- 6) Not subject to production test, calculated slew rate between 50% and 90% $V_{\rm OUT}$

Smart Low-Side Power Switch



Electrical Characteristics

9.2 Protection

Please see Chapter "Protection Functions" on Page 18 for parameter description and further details.

Note:

Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation

Table 6 Electrical Characteristics: Protection

 $T_{\rm j}$ = -40°C to +150°C, $V_{\rm BAT}$ =6 V to 18 V, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol		Value	s	Unit	Note or Test Condition	Number
		Min.	Тур.	Max.			
Thermal Protection							
Thermal shut down junction temperature	$T_{J(SD)}$	150	175	-	°C	1) 3 V < V _{IN} < 5.5 V	P_9.2.1
Thermal hysteresis	$\Delta T_{ m J_HYS}$	_	15	_	K	1)	P_9.2.3
Minimum status latch reset time	t_{RESET}	50	-	-	μs	1) 2) V _{IN} < 0.8 V;	P_9.2.8
Overvoltage Protection							
Drain clamp voltage	V _{OUT(CLAMP)}	40	45	-	V	V _{IN} = 0 V; I _L =14 mA	P_9.2.11
Current limitation (see also Figure 1	.5)						
Current limitation	I _{L(LIM)}	20	30	40	Α	V _{IN} = 5 V	P_9.2.17

¹⁾ Not subject to production test, specified by design.

²⁾ Minimum time needed to reset the STATUS latch feedback signal

Smart Low-Side Power Switch



Electrical Characteristics

9.3 **Input Stage**

Please see Chapter "Input Stage" on Page 20 for description and further details.

Table 7 **Electrical Characteristics: Input**

 $T_i = -40$ °C to +150°C, $V_{BAT} = 6$ V to 18 V, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or	Number
		Min.	Тур.	Max.		Test Condition	
Input					·		
Input Current, normal ON state	I _{IN(ON)}	-	82	120	μΑ	$V_{IN} = 5.0 \text{ V};$	P_9.3.1
Input Current, protection mode	I _{IN(PROT)}	-	191	260	μΑ	$V_{IN} = 5.0 \text{ V};$	P_9.3.5
Input current, inverse condition on OUT to GND	I _{IN(-VOUT)}	-	15	-	mA	1) 2) $V_{OUT} < -0.3 \text{ V};$ $-0.3 \text{ V} \le V_{IN} < 5.5 \text{ V}$	P_9.3.9
Input pull down current	I _{IN-GND}	10	-	-	μΑ	$V_{\text{IN}} = V_{\text{IN(TH)}}$	P_9.3.10
Input Voltage on-threshold	V _{IN(TH)}	0.8	2.3	3	V	I _L =1.4 mA; Power DMOS active	P_9.3.11

¹⁾ Not subject to production test, specified by design

9.4 **Diagnostics (STATUS Pin)**

Please see Chapter "Diagnostics" on Page 21 for description and further details.

Table 8 **Electrical Characteristics: Diagnostics**

 $T_i = -40$ °C to +150°C, $V_{BAT} = 6$ V to 18 V, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or	Number
		Min.	Тур.	Max.		Test Condition	
Status pin voltage drop	V _{STATUS(ON)}	-	-	0.65	V	$I_{\text{STATUS}} = 1 \text{ mA};$ latched fault; $3 \text{ V} \le V_{\text{IN}} < 5.5 \text{ V}$	P_9.4.1
Status pin leakage current (85°C)	I _{STATUS(OFF)_85}	-	1.5	6	μА	$V_{\text{STATUS}} \le 5.5 \text{ V}; T_{\text{J}}$ $\le 85^{\circ}\text{C};$ $3 \text{ V} \le V_{\text{IN}} < 5.5 \text{ V}$	P_9.4.2
Status pin leakage current (150°C)	I _{STATUS(OFF)_150}	-	6	12	μΑ	$V_{\text{STATUS}} \le 5.0 \text{ V};$ $T_{\text{J}} = 150^{\circ}\text{C};$ $3 \text{ V} \le V_{\text{IN}} < 5.5 \text{ V}$	P_9.4.3

¹⁾ Not subject to production test, specified by design.

²⁾ Input current must not exceed the maximum ratings in Chapter 4, P_4.1.10

³⁾ Not subject to production test, specified by design