

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









#### **Smart Low-Side Power Switch**





#### 1 Overview

#### **Basic Features**

- Single channel device
- Very low output leakage current in OFF state
- Electrostatic discharge protection (ESD)
- Embedded protection functions (see below)
- · Green Product (RoHS compliant)
- AEC Qualified

#### **Applications**

- Suitable for resistive, inductive and capacitive loads
- Replaces electromechanical relays, fuses and discrete circuits

#### **Description**


The BTS3035TF is a 35 m $\Omega$  single channel Smart Low-Side Power Switch within a PG-TO252-3 package providing embedded protective functions. The power transistor is built by an N-channel vertical power MOSFET.

The device is monolithically integrated. The BTS3035TF is automotive qualified and is optimized for 12 V automotive applications.

Туре	Package	Marking
BTS3035TF	PG-TO252-3	S3035TF

## Table 1 Product Summary

· · · · · · · · · · · · · · · · · · ·		
Operating voltage range	$V_{OUT}$	031 V
Maximum load voltage	$V_{BAT(LD)}$	40 V
Maximum input voltage	V <sub>IN</sub>	5.5 V
Maximum On-State resistance at $T_J = 150$ °C, $V_{IN} = 5$ V	$R_{\rm DS(ON)}$	70 mΩ
Nominal load current	I <sub>L(NOM)</sub>	5 A
Minimum current limitation	I <sub>L(LIM)</sub>	20 A
Maximum OFF state load current at $T_J \le 85^{\circ}$ C	I <sub>L(OFF)_85</sub>	0.6 μΑ



#### **Smart Low-Side Power Switch**



#### **Overview**

#### **Protection Functions**

- · Over temperature shut-down with automatic-restart
- · Active clamp over voltage protection
- Current limitation

#### **Detailed Description**

The device is able to switch all kind of resistive, inductive and capacitive loads, limited by maximum clamping energy and maximum current capabilities.

The BTS3035TF offers ESD protection on the IN pin which refers to the Source pin (Ground).

The over temperature protection prevents the device from overheating due to overload and/or bad cooling conditions. The temperature information is given by a temperature sensor in the power MOSFET.

The BTS3035TF has an auto-restart thermal shut-down function. The device will turn on again, if input is still high, after the measured temperature has dropped below the thermal hysteresis.

The over voltage protection can be activated during load dump or inductive turn off conditions. The power MOSFET is limiting the drain-source voltage, if it rises above the  $V_{\text{OUT(CLAMP)}}$ .

#### **Smart Low-Side Power Switch**



# **Table of Contents**

1	Overview	. 1
	Table of Contents	. 3
2	Block Diagram	. 4
3.1 3.2 3.3	Pin Configuration Pin Assignment BTS3035TF Pin Definitions and Functions Voltage and current definition	. 5
4.1 4.2 4.3 4.3.1 4.3.2	General Product Characteristics Absolute Maximum Ratings Functional Range Thermal Resistance PCB set up Transient Thermal Impedance	. 6
5.1 5.2 5.3 5.3.1 5.3.1.1 5.4 5.5 5.6	Power Stage Output On-state Resistance Resistive Load Output Timing Inductive Load Output Clamping Maximum Load Inductance Reverse Current capability Inverse Current capability Characteristics	11 12 12 13 13
6 6.1 6.2 6.3 6.4	Protection Functions	15 15 15
<b>7</b> 7.1 7.2	Input Stage	<b>17</b>
<b>8</b> 8.1 8.2 8.3	Electrical Characteristics  Power Stage  Protection  Input Stage	18 19
9.1 9.2 9.3	Characterization Results  Power Stage  Protection  Input Stage	22 33
<b>10</b> 10.1	Application Diagram	36
11	Package Outlines	37
12	Revision History	38



**Block Diagram** 

# 2 Block Diagram




Figure 1 Block Diagram



**Pin Configuration** 

# **3** Pin Configuration

## 3.1 Pin Assignment BTS3035TF




Figure 2 Pin Configuration. PG-TO252-3

#### 3.2 Pin Definitions and Functions

Pin	Symbol	Function
1	IN	Input pin
2,4	OUT	Drain, Load connection for power DMOS
3	GND	Ground, Source of power DMOS

## 3.3 Voltage and current definition

Figure 3 shows all external terms used in this data sheet, with associated convention for positive values.




Figure 3 Naming definition of electrical parameters

#### **General Product Characteristics**

#### **General Product Characteristics** 4

#### **Absolute Maximum Ratings** 4.1

## Absolute Maximum Ratings 1)

 $T_i = -40$ °C to +150°C; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol		Values	;	Unit	<b>Note or Test Condition</b>	Number	
		Min.	Тур.	Max.				
Voltages	-		•		*		-	
Output voltage	$V_{OUT}$	-	-	40	٧	internally clamped	P_4.1.1	
Battery voltage for short circuit protection	V <sub>BAT(SC)</sub>	-	-	31	V	l = 0 or 5 m $R_{SC} = 20 \text{ m}\Omega + R_{Cable}$ $R_{Cable} = l * 16 \text{ m}\Omega/\text{m}$ $L_{SC} = 5 \mu H + L_{Cable}$ $L_{Cable} = l * 1 \mu H/\text{m}$ $V_{IN} = 5 \text{ V}$	P_4.1.2	
Battery voltage for load dump protection	$V_{\mathrm{BAT}(\mathrm{LD})}$	-	-	40	V	$R_{\rm I} = 2 \Omega$ $R_{\rm L} = 4.5 \Omega$ $t_{\rm D} = 400 \text{ ms}$ suppressed pulse	P_4.1.4	
Input Pin								
Input Voltage	V <sub>IN</sub>	-0.3	-	5.5	V	-	P_4.1.7	
Input current in inverse condition on OUT to GND	I <sub>IN</sub>	_	-	2	mA	<sup>3)</sup> V <sub>OUT</sub> < -0.3 V	P_4.1.10	
Power Stage							-1	
Load current	<i>I</i> <sub>L</sub>	_	-	I <sub>L(LIM)</sub>	Α	-	P_4.1.11	
Energies	-11			, , ,	1		1	
Unclamped single inductive energy single pulse	E <sub>AS</sub>	-	_	105	mJ	$I_{L(0)} = I_{L(NOM)}$ $V_{BAT} = 13.5 \text{ V}$ $T_{J(0)} = 150^{\circ}\text{C}$	P_4.1.13	
Unclamped repetitive inductive energy pulse with 10 k cycles	E <sub>AR(10k)</sub>	-	_	105	mJ	$I_{L(0)} = I_{L(NOM)}$ $V_{BAT} = 13.5 \text{ V}$ $T_{J(0)} = 105^{\circ}\text{C}$	P_4.1.21	
Unclamped repetitive inductive energy pulse with 100 k cycles	E <sub>AR(100k)</sub>	_	_	84	mJ	$I_{L(0)} = I_{L(NOM)}$ $V_{BAT} = 13.5 \text{ V}$ $T_{J(0)} = 105^{\circ}\text{C}$	P_4.1.25	
Unclamped repetitive inductive energy pulse with 1 M cycles	E <sub>AR(1M)</sub>	-	_	67	mJ	$I_{L(0)} = I_{L(NOM)}$ $V_{BAT} = 13.5 \text{ V}$ $T_{J(0)} = 105^{\circ}\text{C}$	P_4.1.29	

#### **Smart Low-Side Power Switch**



#### **General Product Characteristics**

#### Table 2 Absolute Maximum Ratings 1) (cont'd)

 $T_j$  = -40°C to +150°C; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
	Min. Typ. Max.						
Temperatures	<u>"</u>						
Operating temperature	$T_{J}$	-40	-	+150	°C	_	P_4.1.37
Storage temperature	$T_{\rm STG}$	-55	-	+150	°C	_	P_4.1.38
ESD Susceptibility	<u>"</u>						
ESD susceptibility (all pins)	$V_{ESD}$	-4	-	4	kV	HBM <sup>4)</sup>	P_4.1.39
ESD susceptibility OUT-pin to GND	V <sub>ESD</sub>	-10	-	10	kV	HBM <sup>4)</sup>	P_4.1.40
ESD susceptibility	V <sub>ESD</sub>	-2	_	2	KV	CDM <sup>5)</sup>	P_4.1.41

- 1) Not subject to production test, specified by design.
- 2)  $V_{\text{BAT(LD)}}$  is setup without the DUT connected to the generator per ISO 7637-1;  $R_{\text{I}}$  is the internal resistance of the load dump test pulse generator;  $t_{\text{D}}$  is the pulse duration time for load dump pulse (pulse 5) according ISO 7637-1, -2.
- 3) Maximum allowed value. Consider also inverse input current in inverse condition P\_8.3.7 in Chapter 8
- 4) ESD susceptibility, HBM according to ANSI/ESDA/JEDEC JS001 (1.5 k $\Omega$ , 100 pF)
- 5) ESD susceptibility, Charged Device Model "CDM" ESDA STM5.3.1 or ANSI/ESD S.5.3.1

#### **Notes**

- 1. Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- 2. Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.

#### 4.2 Functional Range

### Table 3 Functional Range 1)

Please refer to "Electrical Characteristics" on Page 18 for test conditions

Parameter	Symbol	Value	s	Unit	<b>Note or Test Condition</b>	Number	
		Min.	Тур.	Max.			
Battery Voltage Range for Nominal Operation	$V_{\rm BAT(NOR)}$	6.0	-	18.0	V	_	P_4.2.1
Extended Battery Voltage Range for Operation	V <sub>BAT(EXT)</sub>	0	-	31	V	parameter deviations possible	P_4.2.2
Input Voltage Range for Nominal Operation	V <sub>IN(NOR)</sub>	3.0	-	5.5	V	-	P_4.2.3
Junction Temperature	$T_{J}$	-40	_	150	°C	-	P_4.2.5

#### **Smart Low-Side Power Switch**



#### **General Product Characteristics**

1) Not subject to production test, specified by design

Note:

Within the functional range the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the related electrical characteristics table.

#### 4.3 Thermal Resistance

Note: This thermal data was generated in accordance with JEDEC JESD51 standards.

For more information, go to www.jedec.org.

Table 4 Thermal Resistance PG-TO252-3

Parameter	Symbol		Values			Note or	Number
		Min.	Тур.	Max.		<b>Test Condition</b>	
Junction to Soldering Point	$R_{thJSP}$	_	1.8	-	K/W	1) 2)	P_4.3.1
Junction to Ambient (2s2p)	R <sub>thJA(2s2p)</sub>	_	25	-	K/W	3) 4)	P_4.3.5
Junction to Ambient (1s0p+600 mm² Cu)	R <sub>thJA(1s0p)</sub>	_	39	-	K/W	1) 5)	P_4.3.9

- 1) Not subject to production test, specified by design
- 2) Specified  $R_{thJSP}$  value is simulated at natural convection on a cold plate setup (all pins are fixed to ambient temperature).
  - $T_A = 85$ °C. Device is loaded with 1W power.
- 3) Not subject to production test, specified by design
- 4) Specified R<sub>thJA</sub> value is according to Jedec JESD51-2,-5,-7 at natural convection on FR4 2s2p board; The product (Chip+Package) was simulated on a 76.2 x 114.3 x 1.5 mm board with 2 inner copper layers (2 x 70 μm Cu, 2 x 35 μm Cu). Where applicable a thermal via array under the ex posed pad contacted the first inner copper layer. T<sub>A</sub> = 85°C, Device is loaded with 1 W power.
- 5) Specified  $R_{\text{thJA}}$  value is according to Jedec JESD51-2,-5,-7 at natural convection on FR4 1s0p board; The product (Chip+Package) was simulated on a 76.2 x 114.3 x 1.5 mm board with additional heatspreading copper area of 600 mm<sup>2</sup> and 70  $\mu$ m thickness.  $T_{\text{A}}$  = 85°C, Device is loaded with 1 W power.

#### **4.3.1** PCB set up

The following PCB set up was implemented to determine the transient thermal impedance<sup>1)</sup>




Figure 4 Cross section JEDEC2s2p

<sup>1) (\*)</sup> means percentual Cu metalization on each layer



#### **General Product Characteristics**




Figure 5 Cross section JEDEC1s0p




Figure 6 PCB layout

## 4.3.2 Transient Thermal Impedance



#### **General Product Characteristics**




Figure 7 Typical transient thermal impedance  $Z_{thJA} = f(t_p)$ ,  $T_A = 85^{\circ}C$ Value is according to Jedec JESD51-2,-7 at natural convection on FR4 2s2p board; The product (Chip+Package) was simulated on a 76.2 x 114.3 x 1.5 mm³ board with 2 inner copper layers (2 x 70  $\mu$ m Cu, 2 x 35  $\mu$ m Cu). Device is dissipating 1 W power.




Figure 8 Typical transient thermal impedance  $Z_{\rm thJA} = f(t_{\rm p})$ , Ta = 85°C Value is according to Jedec JESD51-3 at natural convection on FR4 1s0p board. Device is dissipating 1 W power.



**Power Stage** 

## **5** Power Stage

## 5.1 Output On-state Resistance

The on-state resistance depends on the junction temperature  $T_J$  and on the applied input voltage. **Figure 9** show this dependencies in terms of temperature and voltage for the typical on-state resistance  $R_{\rm DS(ON)}$ . The behavior in reverse polarity is described in "Reverse Current capability" on Page 13




Figure 9 Typical On-State Resistance,  $R_{DS(ON)} = f(T_J), V_{IN} = 3 \text{ V}; V_{IN} = 5 \text{ V}$ 

## 5.2 Resistive Load Output Timing

Figure 10 shows the typical timing when switching a resistive load.




Figure 10 Definition of Power Output Timing for Resistive Load



**Power Stage** 

#### 5.3 Inductive Load

### 5.3.1 Output Clamping

When switching off inductive loads with low side switches, the Drain-Source voltage  $V_{\rm OUT}$  rises above battery potential, because the inductance intends to continue driving the current. To prevent unwanted high voltages the device has a voltage clamping mechanism to keep the voltage at  $V_{\rm OUT(CLAMP)}$ . During this clamping operation mode the device heats up as it dissipates the energy from the inductance. Therefore the maximum allowed load inductance is limited. See **Figure 11** and **Figure 12** for more details.




Figure 11 Output Clamp Circuitry




Figure 12 Switching an Inductive Load

infineon

**Power Stage** 

#### 5.3.1.1 Maximum Load Inductance

While demagnetization of inductive loads, energy has to be dissipated by the BTS3035TF. This energy can be calculated by the following equation:

$$E = V_{OUT(CLAMP)} \times \left[ \frac{V_{BAT} - V_{OUT(CLAMP)}}{R_L} \times \ln \left( 1 - \frac{R_L \times I_L}{V_{BAT} - V_{OUT(CLAMP)}} \right) + I_L \right] \times \frac{L}{R_L}$$
(5.1)

Following equation simplifies under the assumption of  $R_1 = 0$ 

$$E = \frac{1}{2}LI_L^2 \times \left(1 - \frac{V_{BAT}}{V_{BAT} - V_{OUT(CLAMP)}}\right)$$
 (5.2)

For maximum single avalanche energy please also refer to EAS value in "Energies" on Page 6.




Figure 13 Maximum load inductance for single pulse  $L = f(I_L)$ ,  $T_{J(0)} = T_{J, \text{ start}} = 150^{\circ}\text{C}$ ,  $V_{BAT} = 13.5 \text{ V}$ 

#### 5.4 Reverse Current capability

A reverse battery situation means the OUT pin is pulled below GND potentials to  $-V_{\text{BAT}}$  via the load  $Z_{\text{L}}$ . In this situation the load is driven by a current through the intrinsic body diode of the BTS3035TF. During Reverse Battery all protection functions like current limitation, over temperature shut down and over voltage clamping are not available.

#### **Smart Low-Side Power Switch**



#### **Power Stage**

The device is dissipating a power loss which is defined by the driven current and the voltage drop on the DMOS reverse body diode "- $V_{\text{OUT}}$ ".

#### 5.5 Inverse Current capability

An inverse current situation means the OUT pin is pulled below GND potential by current flowing from GND to OUT (for example in half-bridge configuration and inductive load using freewheeling via the low side path).

In this situation the load is driven by a current through the intrinsic body diode (device off) of the BTS3035TF. During Inverse operation all protection functions like current limitation, over temperature shut-down and over voltage clamping are not available.

The device is dissipating a power loss which is defined by the driven current and the voltage drop on the DMOS reverse body diode "- $V_{OUT}$ ".

#### Input current behavior during inverse condition on Output

Please note that during inverse current on drain an increased input current can flow. To limit this current it is needed to place a resistor ( $R_{IN}$ ) in line with the input, also to prevent the microcontroller I/O pins from latching up in this case. The value of this resistor is a compromise of input voltage level in normal operation and maximum allowed device input current  $I_{IN}$  or I/O current (for example of microcontroller).

$$R_{IN\,(\text{min})} = \frac{V_{OHuC\,(\text{max})}}{I_{IN\,(\text{max})}}$$
(5.3)

with  $I_{IN(max)}$  = 2 mA (see also "Absolute Maximum Ratings" on Page 6) allow for the device;

 $V_{\mathrm{OH}\mu\mathrm{C}(\mathrm{max})}$  maximum high level voltage of the control signal (microcontroller I/O)

#### 5.6 Characteristics

Please see "Power Stage" on Page 11 for electrical characteristic table.

# infineon

#### **Protection Functions**

#### 6 Protection Functions

The device provides embedded protection functions. Integrated protection functions are designed to prevent IC destruction under fault conditions described in the datasheet. Fault conditions are considered as "outside" normal operation. Protection functions are not designed for continuous repetitive operation.

#### 6.1 Over Voltage Clamping on OUTput

The BTS3035TF is equipped with a voltage clamp circuitry that keeps the drain-source (OUT to GND) voltage  $V_{\rm DS}$  at a certain level  $V_{\rm OUT(CLAMP)}$ . The over voltage clamping is overruling the other protection functions. Power dissipation has to be limited to not exceed the maximum allowed junction temperature.

This function is also used in terms of inductive clamping. Please see also **Chapter 5.3.1** for more details.

#### 6.2 Thermal Protection

The device is protected against over temperature due to overload and / or bad cooling conditions. To ensure this a temperature sensor is located in the power MOSFET.

The BTS3035TF has a thermal protection function with automatic restart. After the device has switched off due to over temperature the device will stay off until the junction temperature has dropped down below the thermal hysteresis "Thermal Protection" on Page 15.




Figure 14 Thermal protective switch OFF scenario with thermal restart

#### 6.3 Short Circuit Protection / Current limitation

The condition short circuit is an overload condition to the device. If the load current reaches the limitation value of  $I_{L(LIM)}$  the device limits the current and starts heating up. When the thermal shutdown temperature is reached, the device turns off.

The time from the beginning of current limitation until the over temperature switch off depends strongly on the cooling conditions.

If input is still high, the device will turn on again after the measured temperature has dropped below the thermal hysteresis.

Figure 15 shows this simplified behavior.

# **(infineon**

#### **Protection Functions**




Figure 15 Short circuit protection via current limitation and over temperature switch off with autorestart

#### 6.4 Characteristics

Please see "Protection Functions" on Page 15 for electrical characteristic table.



**Input Stage** 

## 7 Input Stage

## 7.1 Input Circuit

**Figure 16** shows the input circuit of the BTS3035TF. In case of open or floating input pin, the device will automatically switch off and remain off. An ESD Zener structure protects the input circuit against ESD pulses.




Figure 16 Simplified Input circuitry

#### 7.2 Characteristics

Please see "Input Stage" on Page 21 for electrical characteristic table.

#### **Smart Low-Side Power Switch**



#### **Electrical Characteristics**

## 8 Electrical Characteristics

## 8.1 Power Stage

Please see Chapter "Power Stage" on Page 11 for parameter description and further details.

#### Table 5 Electrical Characteristics: Power Stage

 $T_j$  = -40°C to +150°C,  $V_{BAT}$  = 6 V to 18 V, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or	Number
		Min. Typ. Max		Max.		<b>Test Condition</b>	
Power Stage	-	-					<u> </u>
On-State resistance at hot temperature (150°C)	R <sub>DS(ON)_150</sub>	_	58	70	mΩ	$T_{\rm J} = 150^{\circ} {\rm C};$ $V_{\rm IN} = 5 {\rm V};$ $I_{\rm L} = I_{\rm L(NOM)}$	P_8.1.1
On-State resistance at ambient temperature (25°C)	R <sub>DS(ON)_25</sub>	-	30	_	mΩ	$T_{\rm J} = 25^{\circ}\text{C};$ $V_{\rm IN} = 5 \text{ V};$ $I_{\rm L} = I_{\rm L(NOM)}$	P_8.1.5
Nominal load current	I <sub>L(NOM)</sub>	-	5	_	A	$T_{\rm J} < 150$ °C; $T_{\rm A} = 85$ °C $V_{\rm IN} = 5$ V	P_8.1.25
OFF state load current, Output leakage current	I <sub>L(OFF)_85</sub>	-	-	0.6	μΑ	$V_{BAT} = 13.5 \text{ V};$ $V_{IN} = 0 \text{ V};$ $T_{J} \le 85^{\circ}\text{C}$	P_8.1.29
OFF state load current, Output leakage current	I <sub>L(OFF)_150</sub>	_	1.3	4.3	μΑ	$V_{BAT} = 18 \text{ V};$ $V_{IN} = 0 \text{ V};$ $T_{J} = 150^{\circ}\text{C}$	P_8.1.33
Reverse body diode forward voltage	-V <sub>OUT</sub>	-	0.8	1.1	V	$I_{L} = -I_{L(NOM)};$ $V_{IN} = 0 \text{ V}$	P_8.1.45

#### **Smart Low-Side Power Switch**



#### **Electrical Characteristics**

#### Table 5 **Electrical Characteristics: Power Stage (cont'd)**

 $T_i = -40$ °C to +150°C,  $V_{BAT} = 6$  V to 18 V, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or	Number					
		Min.	Тур.	Max.		<b>Test Condition</b>						
Dynamic characteristics - switching times single pulse $V_{BAT}$ = 13.5 V, $R_L$ = 2.2 $\Omega$ ; for definition details see Figure 10 "Definition of Power Output Timing for Resistive Load" on Page 3												
Turn-on time	t <sub>ON</sub>	35	75	115	μs	$V_{IN} = 0 \text{ V to 5 V;}$ $V_{OUT} = 10\% V_{BAT}$	P_8.1.46					
Turn-off time	t <sub>OFF</sub>	70	135	210	μs	$V_{IN} = 5 \text{ V to 0 V;}$ $V_{OUT} = 90\% V_{BAT}$	P_8.1.47					
Turn-on delay time	$t_{DON}$	5	15	25	μs	$V_{IN} = 0 \text{ V to 5 V};$ $V_{OUT} = 90\% V_{BAT}$	P_8.1.48					
Turn-off delay time	$t_{DOFF}$	40	75	120	μs	$V_{IN} = 5 \text{ V to 0 V};$ $V_{OUT} = 10\% V_{BAT}$	P_8.1.49					
Fall time, Falling output voltage (turnon)	t <sub>F</sub>	30	60	90	μs	$V_{\text{IN}} = 0 \text{ V to 5 V};$ $V_{\text{OUT}} = 90\% V_{\text{BAT}} \text{ to}$ $V_{\text{OUT}} = 10\% V_{\text{BAT}}$	P_8.1.50					
Rise time, Rising output voltage	$t_{R}$	30	60	90	μs	$V_{\text{IN}} = 5 \text{ V to 0 V};$ $V_{\text{OUT}} = 10\% V_{\text{BAT}} \text{ to}$ $V_{\text{OUT}} = 90\% V_{\text{BAT}}$	P_8.1.51					
Turn-on Slew rate	-(ΔV/Δt) <sub>ON</sub>	0.22	0.45	0.65	V/µs	$V_{\text{OUT}} = 90\% V_{\text{BAT}} \text{ to}$ $V_{\text{OUT}} = 50\% V_{\text{BAT}}$	P_8.1.52					
Turn-off Slew rate	$(\Delta V/\Delta t)_{OFF}$	0.22	0.45	0.65	V/µs	$V_{\text{OUT}} = 50\% V_{\text{BAT}} \text{ to}$ $V_{\text{OUT}} = 90\% V_{\text{BAT}}$	P_8.1.53					

- 1) Not subject to production test, calculated by  $R_{th,IA}$  (JEDEC 2s2p, PCB) and  $R_{DS(ON)}$
- 2) Not subject to production test, specified by design;
- 3) Not subject to production test, calculated with delay time ON and fall time
- 4) Not subject to production test, calculated with delay time OFF and rise time
- 5) Not subject to production test, calculated slew rate between 90% and 50%  $V_{\rm OUT}$ ;
- 6) Not subject to production test, calculated slew rate between 50% and 90%  $V_{\text{OUT}}$ ;

#### 8.2 **Protection**

Please see Chapter "Protection Functions" on Page 15 for parameter description and further details.

Note:

Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation

#### **Smart Low-Side Power Switch**



#### **Electrical Characteristics**

#### **Table 6 Electrical Characteristics: Protection**

 $T_{\rm j}$  = -40°C to +150°C,  $V_{\rm BAT}$  = 6 V to 18 V, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Symbol Va		Values		Note or	Number
		Min.	Тур.	Max.		<b>Test Condition</b>	
Thermal Protection							,
Thermal shut down	$T_{J(SD)}$	150	175	_	°C	1)	P_8.2.1
junction temperature						$3 \text{ V} < V_{IN} < 5.5 \text{ V}$	
Thermal hysteresis	$\Delta T_{J-HYS}$	_	15	-	K	1)	P_8.2.3
Overvoltage Protection							
Drain clamp voltage	V <sub>OUT(CLAMP)</sub>	40	45	_	V	V <sub>IN</sub> = 0 V;	P_8.2.9
	,					$V_{IN} = 0 \text{ V};$ $I_D = 14 \text{ mA}$	
<b>Current limitation (see also Figure</b>	15)		•	•	•		
Current limitation	I <sub>L(LIM)</sub>	20	30	40	Α	V <sub>IN</sub> = 5 V;	P_8.2.13

<sup>1)</sup> Not subject to production test, specified by design.

#### **Smart Low-Side Power Switch**



#### **Electrical Characteristics**

#### 8.3 **Input Stage**

Please see Chapter "Input Stage" on Page 17 for description and further details.

#### **Electrical Characteristics: Input** Table 7

 $T_i = -40$ °C to +150°C,  $V_{BAT} = 6$  V to 18 V, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol		Value	:S	Unit	it Note or Test Condition	Number
		Min.	Тур.	Max.			
Input							
Input Current, normal ON state	I <sub>IN(ON)</sub>	-	82	110	μΑ	V <sub>IN</sub> = 5.0 V	P_8.3.1
Input Current, protection mode	I <sub>IN(PROT)</sub>	_	191	260	μΑ	V <sub>IN</sub> = 5.0 V	P_8.3.3
Input current, inverse condition on OUT to GND	I <sub>IN(-VOUT)</sub>	-	15	-	mA	1) 2) $V_{OUT} < -0.3 \text{ V};$ $-0.3 \text{ V} \le V_{IN} < 5.5 \text{ V}$	P_8.3.7
Input pull down current	I <sub>IN-GND</sub>	10	-	-	μΑ	$V_{\rm IN} = V_{\rm IN(TH)}$	P_8.3.8
Input Voltage on-threshold	$V_{\text{IN(TH)}}$	0.8	2.3	3	V	I <sub>L</sub> =1.4 mA; Power DMOS active	P_8.3.9

<sup>1)</sup> Not subject to production test, specified by design.

<sup>2)</sup> Input current must not exceed the maximum ratings in Chapter 4, P\_4.1.10

<sup>3)</sup> Not subject to production test, specified by design.

# **infineon**

**Characterization Results** 

## **9** Characterization Results

Typical performance characteristics.

## 9.1 Power Stage




Figure 17 Typical  $R_{DS(ON)}$  vs.  $V_{IN} @ T_j = -40 ... 150 °C$ ,  $I_L = I_{L(NOM)}$ 



#### **Characterization Results**




Figure 18 Typical  $R_{DS(ON)}$  vs.  $T_J @ V_{IN} = 3 ... 5.5 \text{ V}, I_L = I_{L(NOM)}$ 




Figure 19 Typical Reverse Diode  $|V_{OUT}|$  vs.  $T_J @ I_L = I_{L(NOM)}$ 



#### **Characterization Results**




Figure 20 Typical  $I_{L(OFF)}$  vs.  $V_{DS}$  @  $T_J$  = -40 ... 150°C,  $V_{IN}$  = 0 V




Figure 21 Typical  $I_{L(OFF)}$  vs.  $V_{IN} @ T_J = -40 ... 150 °C, V_{BAT} = 6 ... 18 V$ 



#### **Characterization Results**





Figure 22 Typical destruction point.  $E_{AS}$  vs.  $I_L @ T_J = 25$  and 150°C,  $V_{BAT} = 13.5$ V



25

Figure 23 Typical  $E_{AR}$  vs.  $I_L @ T_J = 25$  and  $105^{\circ}$ C,  $V_{BAT} = 13.5$ V