

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









# PROFET™+ 12V BTS5010-1EKB

Smart High-Side Power Switch Single Channel,  $10m\Omega$ 

**Data Sheet** 

Rev. 2.0, 2012-04-17

**Automotive Power** 



# **Table of Contents**

# **Table of Contents**

1	Overview	. 4
2	Block Diagram	. 6
3 3.1 3.2 3.3	Pin Configuration Pin Assignment Pin Definitions and Functions Voltage and Current Definition	. 7 . 7
4.1 4.2 4.3 4.3.1 4.3.2	General Product Characteristics Absolute Maximum Ratings Functional Range Thermal Resistance PCB set up Thermal Impedance	. 9 11 12 12
5 5.1 5.2 5.3 5.3.1 5.3.2 5.4 5.5	Power Stage Output ON-state Resistance Turn ON/OFF Characteristics with Resistive Load Inductive Load Output Clamping Maximum Load Inductance Inverse Current Capability Electrical Characteristics Power Stage	15 15 16 16 17 17
6 6.1 6.2 6.3 6.4 6.5 6.5.1 6.5.2 6.6	Protection Functions Loss of Ground Protection Undervoltage Protection Overvoltage Protection Reverse Polarity Protection Overload Protection Current Limitation Temperature Limitation in the Power DMOS Electrical Characteristics for the Protection Functions	21 21 22 23 23 23 24
7 7.1 7.2 7.3 7.3.1 7.3.2 7.3.3 7.3.3.1 7.3.3.2 7.3.3.3 7.3.4 7.3.5 7.3.6 7.4	$\begin{array}{c} \textbf{Diagnostic Functions} \\ \textbf{IS Pin} \\ \textbf{SENSE Signal in Different Operating Modes} \\ \textbf{SENSE Signal in the Nominal Current Range} \\ \textbf{SENSE Signal Variation as a Function of Temperature and Load Current} \\ \textbf{SENSE Signal Timing} \\ \textbf{SENSE Signal in Open Load} \\ \textbf{Open Load in ON Diagnostic} \\ \textbf{Open Load in OFF Diagnostic} \\ \textbf{Open Load Diagnostic Timing} \\ \textbf{SENSE Signal with OUT in Short Circuit to } V_{\text{S}} \\ \textbf{SENSE Signal in Case of Overload} \\ \textbf{SENSE Signal in Case of Inverse Current} \\ \textbf{Electrical Characteristics Diagnostic Function} \\ \end{array}$	27 28 29 29 30 31 31 32 33 33
<b>8</b> 8.1 8.2	Input Pins Input Circuitry DEN Pin	36

# **BTS5010-1EKB**



# **Table of Contents**

12	Povision Liston
11	Package Outlines
<b>10</b> 10.1	Application Information       49         Further Application Information       50
9.5.4	Input Current High Level
	Input Voltage Hysteresis
9.5.2 9.5.3	Input Voltage Threshold OFF to ON
9.5.1	Input Voltage Threshold ON to OFF
9.5 9.5.1	Input Pins
	Sense Signal maximum Current
9.4.3 9.4.4	Sense Signal Maximum Voltage
9.4.2 9.4.3	Open Load Detection Threshold in ON State
9.4.1	
9.4 9.4.1	Current Sense at no Load
9.3.2 9.4	Diagnostic Mechanism
9.3.1	Overload Condition in the Low Voltage Area
9.3 9.3.1	Overload Condition in the Low Voltage Area
9.2.9	Protection Functions
9.2.0	Switch OFF Energy
9.2.7	Switch ON Energy
9.2.6	Turn OFF         42           Turn ON / OFF matching         42
9.2.5	
9.2.4 9.2.5	Slew Rate at Turn OFF
9.2.3 9.2.4	Slew Rate at Turn ON
9.2.2	Drain to Source Clamp Voltage
9.2.1	Output Voltage Drop Limitation at Low Load Current
9.2 9.2.1	Power Stage
9.1.4	Standby Current for Whole Device with Load
9.1.3	Current Consumption Channel active
9.1.2	Undervoltage Shutdown
9.1.1	Minimum Functional Supply Voltage
9.1	General Product Characteristics
9	Characterization Results
_	
8.4	Electrical Characteristics
8.3	Input Pin Voltage



# **Smart High-Side Power Switch**

**BTS5010-1EKB** 





# **Overview**

# **Application**

- Suitable for resistive, inductive and capacitive loads
- Replaces electromechanical relays, fuses and discrete circuits
- Most suitable for loads with high inrush current, such as lamps


#### **Basic Features**

- One channel device
- Very low stand-by current

- Green product (RoHS compliant)
- AEC qualified

#### Description

The BTS5010-1EKB is a 10 m $\Omega$  single channel Smart High-Side Power Switch, embedded in a PG-DSO-14-47 EP, Exposed Pad package, providing protective functions and diagnosis. The power transistor is built by an N-channel vertical power MOSFET with charge pump. The device is integrated in Smart6 technology. It is specially designed to drive lamps up to H1 / H4 / H7 / H9, as well as LEDs in the harsh automotive environment.





**PG-DSO-14-47 EP** 

Table 1 **Product Summary** 

Parameter	Symbol	Value
Operating voltage range	$V_{S(OP)}$	5 V 28 V
Maximum supply voltage	$V_{S(LD)}$	41 V
Maximum ON state resistance at $T_J$ = 150 °C	$R_{DS(ON)}$	20 m $Ω$
Nominal load current	$I_{L(NOM)}$	10 A
Typical current sense ratio	$k_{ILIS}$	4250
Minimum current limitation	$I_{L5(SC)}$	50 A
Maximum standby current with load at $T_J$ = 25 °C	$I_{S(OFF)}$	1.1 µA

Туре	Package	Marking
BTS5010-1EKB	PG-DSO-14-47 EP	BTS5010-1EKB



Overview

# **Diagnostic Functions**

- Proportional load current sense
- · Open load in ON and OFF
- · Short circuit to battery and ground
- Overtemperature
- Stable diagnostic signal during short circuit
- Enhanced  $k_{\rm ILIS}$  dependency with temperature and load current

#### **Protection Functions**

- Stable behavior during undervoltage
- · Reverse polarity protection with external components
- · Secure load turn-off during logic ground disconnect with external components
- Overtemperature protection with restart
- Overvoltage protection with external components
- Voltage dependent current limitation
- · Enhanced short circuit operation



**Block Diagram** 

# 2 Block Diagram




Figure 1 Block Diagram for the BTS5010-1EKB



**Pin Configuration** 

# 3 Pin Configuration

# 3.1 Pin Assignment




Figure 2 Pin Configuration

# 3.2 Pin Definitions and Functions

Pin	Symbol	Function
Cooling Tab	$V_{S}$	Voltage Supply; Battery voltage
1, 2, 7, 8, 9, 13, 14	NC	Not Connected; No internal connection to the chip
3	GND	GrouND; Ground connection
4	IN	INput channel; Input signal for channel activation
5	DEN	Diagnostic ENable; Digital signal to enable/disable the diagnosis of the device
6	IS	Sense; Sense current of the selected channel
10, 11, 12	OUT	OUTput; Protected high side power output channel <sup>1)</sup>

<sup>1)</sup> All output pins must be connected together on the PCB. All pins of the output are internally connected together. PCB traces have to be designed to withstand the maximum current which can flow.



**Pin Configuration** 

# 3.3 Voltage and Current Definition

Figure 3 shows all terms used in this data sheet, with associated convention for positive values.




Figure 3 Voltage and Current Definition



# 4 General Product Characteristics

# 4.1 Absolute Maximum Ratings

Table 2 Absolute Maximum Ratings 1)

 $T_{\rm J}$  = -40 °C to +150 °C; (unless otherwise specified)

		Symbol Values			Note /	Number
	Min.	Тур.	Max.		<b>Test Condition</b>	
I						1
$V_{S}$	-0.3	_	28	V	_	P_4.1.1
-V <sub>S(REV)</sub>	0	_	16	V	$t$ < 2 min $T_{\rm A}$ = 25 °C $R_{\rm L} \ge 2~\Omega$ $R_{\rm GND}$ = 150 $\Omega$	P_4.1.2
$V_{\mathrm{BAT(SC)}}$	0	_	24	V	$^{2)}$ $R_{\rm ECU}$ = 20 m $\Omega$ $R_{\rm Cable}$ = 16 m $\Omega$ /m $L_{\rm Cable}$ = 1 $\mu$ H/m, $l$ = 0 or 5 m See Chapter 6 and Figure 52	P_4.1.3
$V_{\mathrm{S(LD)}}$	_	_	41	V	$R_{L} = 2 \Omega$ $R_{L} = 2 \Omega$	P_4.1.12
					1	
n <sub>RSC1</sub>	_	_	100	k cycles	$t_{ON} = 300 \text{ms}$	P_4.1.4
1	- 1			<u> </u>		1
$V_{IN}$	-0.3 -	_	6 7	V		P_4.1.13
$I_{IN}$	-2	_	2	mA	_	P_4.1.14
$V_{DEN}$	-0.3 -	_	6 7	V	- t < 2 min	P_4.1.15
$I_{DEN}$	-2	_	2	mA	_	P_4.1.16
1	1	1			+	1
$V_{IS}$	-0.3	_	$V_{S}$	V	_	P_4.1.19
$I_{IS}$	-25	_	50	mA	_	P_4.1.20
•	*	•	<del>'</del>	•	•	•
$ I_L $	_	_	$I_{L(LIM)}$	Α	_	P_4.1.21
$P_{TOT}$	_	-	2	W	T <sub>A</sub> = 85 °C T <sub>J</sub> < 150 °C	P_4.1.22
$E_{AS}$	_	-	155	mJ	$I_{L(0)}$ = 10 A $T_{J(0)}$ = 150 °C $V_{S}$ = 13.5 V	P_4.1.23
$V_{DS}$	_	_	41	V	_	P_4.1.26
	$V_{\rm S(REV)}$ $V_{\rm BAT(SC)}$ $V_{\rm S(LD)}$ $I_{\rm IN}$ $I_{\rm DEN}$ $I_{\rm LS}$ $I_{\rm LS}$ $I_{\rm L}$ $I_{\rm CAS}$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$



# Table 2 Absolute Maximum Ratings (cont'd)<sup>1)</sup>

 $T_{\rm J}$  = -40 °C to +150 °C; (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note /	Number
		Min.	Тур.	Max.		<b>Test Condition</b>	
Currents		"					
Current through ground pin	$I_{GND}$	-20	_	20	mA	_	P_4.1.27
		-150		20		<i>t</i> < 2 min	
Temperatures			•	·	•		·
Junction temperature	$T_{J}$	-40	_	150	°C	_	P_4.1.28
Storage temperature	$T_{STG}$	-55	_	150	°C	_	P_4.1.30
ESD Susceptibility	<del>'</del>					-	<del>'</del>
ESD susceptibility (all pins)	$V_{ESD}$	-2	_	2	kV	<sup>4)</sup> HBM	P_4.1.31
ESD susceptibility OUT Pin	$V_{ESD}$	-4	_	4	kV	<sup>4)</sup> HBM	P_4.1.32
vs. GND and $V_{\mathrm{S}}$ connected							
ESD susceptibility	$V_{ESD}$	-500	_	500	V	<sup>5)</sup> CDM	P_4.1.33
ESD susceptibility pin	$V_{ESD}$	-750	_	750	V	<sup>5)</sup> CDM	P_4.1.34
(corner pins)							

<sup>1)</sup> Not subject to production test. Specified by design.

- 3)  $V_{\rm S(LD)}$  is setup without the DUT connected to the generator per ISO 7637-1.
- 4) ESD susceptibility HBM according to ANSI/ESDA/JEDEC JS-001-2010
- 5) "CDM" ESDA STM5.3.1

#### **Notes**

- 1. Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- 2. Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.

<sup>2)</sup>EOL tests according to AECQ100-012. Threshold limit for short circuit failures: 100ppm. Please refer to the legal disclaimer for short circuit capability on the page 53 of this document.



# 4.2 Functional Range

Table 3 Functional Range  $T_J$  = -40 °C to +150 °C; (unless otherwise specified)

Parameter	Symbol Va		Value	alues Unit		it Note /	Number
		Min.	Тур.	Max.		Test Condition	
Nominal operating voltage	$V_{NOM}$	8	13.5	18	V	_	P_4.2.1
Extended operating voltage	$V_{S(OP)}$	5	_	28	V	$^{2)}$ $V_{\rm IN}$ = 4.5 V $R_{\rm L}$ = 2 $\Omega$ $V_{\rm DS}$ < 0.5 V See <b>Figure 15</b>	P_4.2.2
Minimum functional supply voltage	$V_{\mathrm{S(OP)\_MIN}}$	3.8	4.3	5	V	$^{1)}$ $V_{\rm IN}$ = 4.5 V $R_{\rm L}$ = 2 $\Omega$ From $I_{\rm OUT}$ = 0 A to $V_{\rm DS}$ < 0.5 V; See Figure 15	P_4.2.3
Undervoltage shutdown	$V_{S(UV)}$	3	3.5	4.1	V	$^{1)}$ $V_{\rm IN}$ = 4.5 V $V_{\rm DEN}$ = 0 V $R_{\rm L}$ = 2 $\Omega$ From $V_{\rm DS}$ < 1 V; to $I_{\rm OUT}$ = 0 A See <b>Figure 15</b> See <b>Figure 30</b>	P_4.2.4
Undervoltage shutdown hysteresis	$V_{\mathrm{S(UV)\_HYS}}$	_	850	_	mV	2) _	P_4.2.13
Operating current channel active	$I_{\mathrm{GND\_1}}$	_	5	9	mA	$V_{\rm IN}$ = 5.5 V $V_{\rm DEN}$ = 5.5 V Device in $R_{\rm DS(ON)}$ $V_{\rm S}$ = 18 V See Figure 31	P_4.2.5
Standby current for whole device with load (ambiente)	$I_{S(OFF)}$	_	0.1	1.1	μА	$^{1)}$ $V_{\rm S}$ = 18 V $V_{\rm OUT}$ = 0 V $V_{\rm IN}$ floating $V_{\rm DEN}$ floating $T_{\rm J} \le$ 85 °C See <b>Figure 32</b>	P_4.2.7
Maximum standby current for whole device with load	$I_{\mathrm{S(OFF)\_150}}$	_	6	42	μА	$V_{\rm S}$ = 18 V $V_{\rm OUT}$ = 0 V $V_{\rm IN}$ floating $V_{\rm DEN}$ floating $T_{\rm J}$ = 150 °C See Figure 32	P_4.2.10
Standby current for whole device with load, diagnostic active	$I_{\mathrm{S(OFF\_DEN)}}$	_	0.6	_	mA	$^{2)}$ $V_{\rm S}$ = 18 V $V_{\rm OUT}$ = 0 V $V_{\rm IN}$ floating $V_{\rm DEN}$ = 5.5 V	P_4.2.8

<sup>1)</sup> Test at  $T_J$  = -40°C only



2) Not subject to production test. Specified by design.

Note: Within the functional range the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the related electrical characteristics table.

#### 4.3 Thermal Resistance

Table 4 Thermal Resistance

Parameter	Symbol	nbol Values		Unit		Note /	Number
		Min.	Тур.	Max.		Test Condition	
Junction to soldering point	$R_{thJS}$	_	5	_	K/W	1)	P_4.3.1
Junction to ambient	$R_{thJA}$	_	30	_	K/W	1) 2)	P_4.3.2

<sup>1)</sup> Not subject to production test. Specified by design.

# 4.3.1 PCB set up




Figure 4 2s2p PCB Cross Section

<sup>2)</sup>Specified  $R_{\text{thja}}$  value is according to JEDEC JESD51-2,-5,-7 at natural convection on FR4 2s2p board; The product (chip + package) was simulated on a 76.4 x 114.3 x 1.5 mm board with 2 inner copper layers (2 x 70 $\mu$ m Cu, 2 x 35  $\mu$ m Cu). Where applicable, a thermal via array under the exposed pad contacts the first inner copper layer. Please refer to Figure 4 and Figure 5.






Figure 5 PC Board Top and Bottom View for Thermal Simulation with 600 mm<sup>2</sup> Cooling Area

# 4.3.2 Thermal Impedance




Figure 6 Typical Thermal Impedance. PCB set up according Figure 5






Figure 7 Typical Thermal Resistance. PCB set up 1s0p



# 5 Power Stage

The power stages are built using an N-channel vertical power MOSFET (DMOS) with charge pump.

# 5.1 Output ON-state Resistance

The ON-state resistance  $R_{\rm DS(ON)}$  depends on the supply voltage as well as the junction temperature  $T_{\rm J}$ . Figure 8 shows the dependencies in terms of temperature and supply voltage for the typical ON-state resistance. The behavior in reverse polarity is described in **Chapter 6.4**.




Figure 8 Typical ON-state Resistance

A high signal at the input pin (see **Chapter 8**) causes the power DMOS to switch ON with a dedicated slope, which is optimized in terms of EMC emission.

# 5.2 Turn ON/OFF Characteristics with Resistive Load

Figure 9 shows the typical timing when switching a resistive load.




Figure 9 Switching a Resistive Load Timing



# 5.3 Inductive Load

# 5.3.1 Output Clamping

When switching OFF inductive loads with high side switches, the voltage  $V_{\rm OUT}$  drops below ground potential, because the inductance intends to continue driving the current. To prevent the destruction of the device by avalanche due to high voltages, there is a voltage clamp mechanism  $Z_{\rm DS(AZ)}$  implemented that limits negative output voltage to a certain level ( $V_{\rm S}$  -  $V_{\rm DS(AZ)}$ ). Please refer to **Figure 10** and **Figure 11** for details. Nevertheless, the maximum allowed load inductance is limited.




Figure 10 Output Clamp




Figure 11 Switching an Inductive Load Timing



#### 5.3.2 Maximum Load Inductance

During demagnetization of inductive loads, energy has to be dissipated in the BTS5010-1EKB. This energy can be calculated with following equation:

$$E = V_{\mathsf{DS}(\mathsf{AZ})} \times \frac{L}{R_{\mathsf{L}}} \times \left[ \frac{V_{\mathsf{S}} - V_{\mathsf{DS}(\mathsf{AZ})}}{R_{\mathsf{L}}} \times \ln\left(1 - \frac{R_{\mathsf{L}} \times I_{\mathsf{L}}}{V_{\mathsf{S}} - V_{\mathsf{DS}(\mathsf{AZ})}}\right) + I_{\mathsf{L}} \right] \tag{1}$$

Following equation simplifies under the assumption of  $R_1$  = 0  $\Omega$ .

$$E = \frac{1}{2} \times L \times I^2 \times \left(1 - \frac{V_S}{V_S - V_{DS(AZ)}}\right)$$
 (2)

The energy, which is converted into heat, is limited by the thermal design of the component. See **Figure 12** for the maximum allowed energy dissipation as a function of the load current.




Figure 12 Maximum Energy Dissipation Single Pulse,  $T_{\rm J~START}$  = 150 °C;  $V_{\rm S}$  = 13.5V

# 5.4 Inverse Current Capability

In case of inverse current, meaning a voltage  $V_{\rm INV}$  at the OUTput higher than the supply voltage  $V_{\rm S}$ , a current  $I_{\rm INV}$  will flow from output to  $V_{\rm S}$  pin via the body diode of the power transistor (please refer to **Figure 13**). The output stage follows the state of the IN pin, except if the IN pin goes from OFF to ON during inverse. In that particular case, the output stage is kept OFF until the inverse current disappears. Nevertheless, the current  $I_{\rm INV}$  should not be higher than  $I_{\rm L(INV)}$ . If the channel is OFF, the diagnostic will detect an open load at OFF. If the affected channel is ON, the diagnostic will detect open load at ON (the overtemperature signal is inhibited). At the appearance of  $V_{\rm INV}$ , a parasitic diagnostic can be observed. After, the diagnosis is valid and reflects the output state. At  $V_{\rm INV}$  vanishing, the diagnosis is valid and reflects the output state. During inverse current, no protection functions are available.






Figure 13 Inverse Current Circuitry



# 5.5 Electrical Characteristics Power Stage

Table 5 Electrical Characteristics: Power Stage

 $V_{\rm S}$  = 8 V to 18 V,  $T_{\rm J}$  = -40 °C to +150 °C (unless otherwise specified). Typical values are given at  $V_{\rm S}$  = 13.5 V,  $T_{\rm J}$  = 25 °C

Parameter	Symbol Values		S	Unit	Note /	Number	
		Min.	Тур.	Max.		<b>Test Condition</b>	
ON-state resistance per channel	R <sub>DS(ON)_150</sub>	12	18	20	mΩ	$I_{\rm L} = I_{\rm L4} = 10 \; {\rm A}$ $V_{\rm IN} = 4.5 \; {\rm V}$ $T_{\rm J} = 150 \; {\rm ^{\circ}C}$ See <b>Figure 8</b>	P_5.5.1
ON-state resistance per channel	R <sub>DS(ON)_25</sub>	_	10	_	mΩ	<sup>1)</sup> $T_{\rm J}$ = 25 °C	P_5.5.21
Nominal load current	$I_{L(NOM)}$	_	10	_	А	$^{1)}$ $T_{A}$ = 85 °C $T_{J}$ < 150 °C	P_5.5.2
Output voltage drop limitation at small load currents	$V_{\mathrm{DS(NL)}}$	-	10	25	mV	$I_{\rm L}$ = $I_{\rm L0}$ = 50 mA See <b>Figure 33</b>	P_5.5.4
Drain to source clamping voltage $V_{\mathrm{DS(AZ)}}$ = [ $V_{\mathrm{S}}$ - $V_{\mathrm{OUT}}$ ]	$V_{DS(AZ)}$	41	47	53	V	$I_{\rm DS}$ = 20 mA See <b>Figure 11</b> See <b>Figure 34</b>	P_5.5.5
Output leakage current $T_{\rm J} \le$ 85 °C	$I_{L(OFF)}$	_	0.1	1.1	μΑ	$^{2)}$ $V_{\rm IN}$ floating $V_{\rm OUT}$ = 0 V $T_{\rm J}$ $\leq$ 85 °C	P_5.5.6
Output leakage current $T_{\rm J}$ = 150 °C	$I_{\text{L(OFF)}\_150}$	_	4	42	μΑ	$V_{\rm IN}$ floating $V_{\rm OUT}$ = 0 V $T_{\rm J}$ = 150 °C	P_5.5.8
Inverse current capability	$I_{L(INV)}$	_	10	_	Α	$^{1)}$ $V_{\rm S}$ < $V_{\rm OUTx}$	P_5.5.9
Slew rate 30% to 70% $V_{\rm S}$	$dV/dt_{ON}$	0.1	0.25	0.5	V/μs	$R_{\rm L}$ = 2 $\Omega$ $V_{\rm S}$ = 13.5 V	P_5.5.11
Slew rate 70% to 30% $V_{\rm S}$	$-\mathrm{d}V/\mathrm{d}t_{\mathrm{OFF}}$	0.1	0.25	0.5	V/μs	See Figure 9 See Figure 35	P_5.5.12
Slew rate matching $dV/dt_{ON} - dV/dt_{OFF}$	$\Delta dV/dt$	-0.15	0	0.15	V/µs	See Figure 36 See Figure 37	P_5.5.13
Turn-ON time to $V_{\rm OUT}$ = 90% $V_{\rm S}$	t <sub>ON</sub>	30	100	250	μS	See Figure 38 See Figure 39	P_5.5.14
Turn-OFF time to $V_{\rm OUT}$ = 10% $V_{\rm S}$	t <sub>OFF</sub>	30	100	250	μS		P_5.5.15
Turn-ON / OFF matching $t_{OFF}$ - $t_{ON}$	$\Delta t_{SW}$	-50	0	50	μS		P_5.5.16
Turn-ON time to $V_{\rm OUT}$ = 10% $V_{\rm S}$	t <sub>ON_delay</sub>	10	60	120	μS		P_5.5.17
Turn-OFF time to $V_{\rm OUT}$ = 90% $V_{\rm S}$	$t_{OFF\_delay}$	10	60	120	μS		P_5.5.18



#### Table 5 Electrical Characteristics: Power Stage (cont'd)

 $V_{\rm S}$  = 8 V to 18 V,  $T_{\rm J}$  = -40 °C to +150 °C (unless otherwise specified). Typical values are given at  $V_{\rm S}$  = 13.5 V,  $T_{\rm J}$  = 25 °C

Parameter	Symbol	Values			Unit	Note /	Number
		Min.	Тур.	Max.		<b>Test Condition</b>	
Switch ON energy	$E_{ON}$	_	1.7	_	mJ	$^{1)} R_{L} = 2 \Omega$ $V_{OUT} = 90\% V_{S}$ $V_{S} = 18 V$ See Figure 40	P_5.5.19
Switch OFF energy	$E_{OFF}$	_	1.7	_	mJ	$^{1)} R_{L} = 2 \Omega$ $V_{OUT} = 10\% V_{S}$ $V_{S} = 18 V$ See Figure 41	P_5.5.20

<sup>1)</sup> Not subject to production test, specified by design.

<sup>2)</sup> Test at  $T_{\rm J}$  = -40°C only



# 6 Protection Functions

The device provides integrated protection functions. These functions are designed to prevent the destruction of the IC from fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are designed for neither continuous nor repetitive operation.

## 6.1 Loss of Ground Protection

In case of loss of the module ground and the load remains connected to ground, the device protects itself by automatically turning OFF (when it was previously ON) or remains OFF, regardless of the voltage applied on IN pin.

In case of loss of device ground, it's recommended to use input resistors between the microcontroller and the BTS5010-1EKB to ensure switching OFF of channel.

In case of loss of module or device ground, a current  $(I_{OUT(GND)})$  can flow out of the DMOS. Figure 14 sketches the situation.

 $Z_{\mathrm{GND}}$  is recommended to be resistor in parrallel to diode.




Figure 14 Loss of Ground Protection with External Components

# 6.2 Undervoltage Protection

Between  $V_{\rm S(UV)}$  and  $V_{\rm S(OP)}$ , the undervoltage mechanism is triggered.  $V_{\rm S(OP)}$  represents the minimum voltage where the switching ON and OFF can takes place.  $V_{\rm S(UV)}$  represents the minimum voltage the switch can hold ON. If the supply voltage is below the undervoltage mechanism  $V_{\rm S(UV)}$ , the device is OFF (turns OFF). As soon as the supply voltage is above the undervoltage mechanism  $V_{\rm S(OP)}$ , then the device can be switched ON. When the switch is ON, protection functions are operational. Nevertheless, the diagnosis is not guaranteed until  $V_{\rm S}$  is in the  $V_{\rm NOM}$  range. Figure 15 sketches the undervoltage mechanism.






Figure 15 Undervoltage Behavior

# 6.3 Overvoltage Protection

There is an integrated clamp mechanism for overvoltage protection ( $Z_{D(AZ)}$ ). To guarantee this mechanism operates properly in the application, the current in the Zener diode has to be limited by a ground resistor. **Figure 16** shows a typical application to withstand overvoltage issues. In case of supply voltage higher than  $V_{S(AZ)}$ , the power transistor switches ON and the voltage across the logic section is clamped. As a result, the internal ground potential rises to  $V_S$  -  $V_{S(AZ)}$ . Due to the ESD Zener diodes, the potential at pin IN and DEN rises almost to that potential, depending on the impedance of the connected circuitry. In the case the device was ON, prior to overvoltage, the BTS5010-1EKB remains ON. In the case the BTS5010-1EKB was OFF, prior to overvoltage, the power transistor can be activated. In the case the supply voltage is in above  $V_{\text{BAT(SC)}}$  and below  $V_{\text{DS(AZ)}}$ , the output transistor is still operational and follows the input. If the channel is in the ON state, parameters are no longer guaranteed and lifetime is reduced compared to the nominal supply voltage range. This especially impacts the short circuit robustness, as well as the maximum energy  $E_{\text{AS}}$  capability.  $Z_{\text{GND}}$  is recommended to be a diode and resistor (1 k $\Omega$ ).




Figure 16 Overvoltage Protection with External Components



# 6.4 Reverse Polarity Protection

In case of reverse polarity, the intrinsic body diodes of the power DMOS causes power dissipation. The current in this intrinsic body diode is limited by the load itself. Additionally, the current into the ground path and the logic pins has to be limited to the maximum current described in **Chapter 4.1** with an external resistor. **Figure 17** shows a typical application.  $R_{\rm GND}$  resistor is used to limit the current in the Zener protection of the device. Resistors  $R_{\rm DEN}$  and  $R_{\rm IN}$  are used to limit the current in the logic of the device and in the ESD protection stage.  $R_{\rm SENSE}$  is used to limit the current in the sense transistor which behaves as a diode. The recommended value for  $R_{\rm DEN}$  =  $R_{\rm IN}$  =  $R_{\rm SENSE}$  = 4.7 k $\Omega$ .  $Z_{\rm GND}$  is recommended to be 1 k $\Omega$  resistor in parallel to diode.

During reverse polarity, no protection functions are available.




Figure 17 Reverse Polarity Protection with External Components

# 6.5 Overload Protection

In case of overload, such as high inrush of cold lamp filament, or short circuit to ground, the BTS5010-1EKB offers several protection mechanisms.

### 6.5.1 Current Limitation

At first step, the instantaneous power in the switch is maintained at a safe value by limiting the current to the maximum current allowed in the switch  $I_{\text{L(SC)}}$ . During this time, the DMOS temperature is increasing, which affects the current flowing in the DMOS. The current limitation value is  $V_{\text{DS}}$  dependent. **Figure 18** shows the behavior of the current limitation as a function of the drain to source voltage.

23






Figure 18 Current Limitation (typical behavior)

# 6.5.2 Temperature Limitation in the Power DMOS

The channel incorporates both an absolute  $(T_{\mathsf{J(SC)}})$  and a dynamic  $(T_{\mathsf{J(SW)}})$  temperature sensor. Activation of either sensor will cause an overheated channel to switch OFF to prevent destruction. Any protective switch OFF latches the output until the temperature has reached an acceptable value. **Figure 19** gives a sketch of the situation. The  $\Delta T_{\mathsf{STEP}}$  describes the device's warming, due to the overcurrent in the channel.

A retry strategy is implemented such that when the DMOS temperature has cooled down enough, the switch is switched ON again, if the IN pin signal is still high (restart behavior).






Figure 19 Overload Protection

Note: For better understanding, the time scale is not linear. The real timing of this drawing is application dependant and cannot be described.