

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









PROFET™+ 24V

BTT6100-2EKA

Smart High-Side Power Switch Dual Channel, $100m\Omega$

Data Sheet

PROFET™+ 24V Rev. 1.0, 2014-08-20

Automotive Power



Table of Contents

Table of Contents

I	Overview	. 4
2	Block Diagram	. 6
3	Pin Configuration	
3.1	Pin Assignment	
3.2	Pin Definitions and Functions	
3.3	Voltage and Current Definition	
1	General Product Characteristics	
1.1	Absolute Maximum Ratings	
1.2	Functional Range	
1.3 1.3.1	Thermal Resistance	
+.3.1 1.3.2	Thermal Impedance	
.	·	
5.1	Power Stage	
5.2	Output ON-state Resistance	
5.2 5.3	Inductive Load	
5.3.1	Output Clamping	
5.3.2	Maximum Load Inductance	
5.4	Inverse Current Capability	
5.5	Electrical Characteristics Power Stage	
3	Protection Functions	21
5.1	Loss of Ground Protection	
5.2	Undervoltage Protection	
3.3	Overvoltage Protection	
6.4	Reverse Polarity Protection	22
6.5	Overload Protection	
3.5.1	Current Limitation	
5.5.2	Temperature Limitation in the Power DMOS	
6.6	Electrical Characteristics for the Protection Functions	
7	Diagnostic Functions	
7.1	IS Pin	
7.2	SENSE Signal in Different Operating Modes	
7.3	SENSE Signal in the Nominal Current Range	
7.3.1 7.3.2	SENSE Signal Variation as a Function of Temperature and Load Current	
7.3.3	SENSE Signal in Open Load	
7.3.3.1	Open Load in ON Diagnostic	
7.3.3.2	Open Load in OFF Diagnostic	
7.3.3.3	Open Load Diagnostic Timing	
7.3.4	SENSE Signal with OUT in Short Circuit to $V_{ m S}$	
7.3.5	SENSE Signal in Case of Overload	
7.3.6	SENSE Signal in Case of Inverse Current	32
7.4	Electrical Characteristics Diagnostic Function	33
3	Input Pins	36
3.1	Input Circuitry	
3.2	DEN / DSEL Pin	36

BTT6100-2EKA



Table of Contents

12	Revision History	47
11	Package Outlines	. 46
10 10.1	Application Information	. 44 . 45
9.5	Input Pins	
9.4	Diagnostic Mechanism	
9.3	Protection Functions	. 41
9.2	Power Stage	
9.1	General Product Characteristics	
9	Characterization Results	. 38
8.4	Electrical Characteristics	. 37
8.3	Input Pin Voltage	. 36



Smart High-Side Power Switch

BTT6100-2EKA





1 Overview

Application

- · Suitable for resistive, inductive and capacitive loads
- · Replaces electromechanical relays, fuses and discrete circuits
- Most suitable for loads with high inrush current, such as lamps
- Suitable for 24V Trucks and Transportation System

Basic Features

- Dual channel device
- · Very low stand-by current
- 3.3 V and 5 V compatible logic inputs
- Electrostatic discharge protection (ESD)
- · Optimized electromagnetic compatibility
- Logic ground independent from load ground
- Very low power DMOS leakage current in OFF state
- Green product (RoHS compliant)
- AEC qualified



PG-DSO-14-40 EP

Description

The BTT6100-2EKA is a 100 m Ω dual channel Smart High-Side Power Switch, embedded in a PG-DSO-14-40 EP, Exposed Pad package, providing protective functions and diagnosis. The power transistor is built by an N-channel vertical power MOSFET with charge pump. The device is integrated in Smart6 HV technology. It is specially designed to drive lamps up to 1x P21W 24V or 1x R10W 12V, as well as LEDs in the harsh automotive environment.

Table 1 Product Summary

Parameter	Symbol	Value
Operating voltage range	$V_{S(OP)}$	5 V 36 V
Maximum supply voltage	$V_{S(LD)}$	65 V
Maximum ON state resistance at T_J = 150 °C per channel	$R_{DS(ON)}$	200 mΩ
Nominal load current (one channel active)	$I_{L(NOM)1}$	2.6 A
Nominal load current (all channels active)	$I_{L(NOM)2}$	2.2 A
Typical current sense ratio	k_{ILIS}	600

Туре	Package	Marking
BTT6100-2EKA	PG-DSO-14-40 EP	BTT6100-2EKA

4



Overview

Table 1 Product Summary (cont'd)

Parameter	Symbol	Value
Minimum current limitation	$I_{L5(SC)}$	20 A
Maximum standby current with load at T_J = 25 °C	$I_{S(OFF)}$	500 nA

Diagnostic Functions

- Proportional load current sense multiplexed for the 2 channels
- Open load detection in ON and OFF
- Short circuit to battery and ground indication
- Overtemperature switch off detection
- Stable diagnostic signal during short circuit
- Enhanced $k_{\rm ILIS}$ dependency with temperature and load current

Protection Functions

- Stable behavior during undervoltage
- · Reverse polarity protection with external components
- Secure load turn-off during logic ground disconnection with external components
- Overtemperature protection with latch
- · Overvoltage protection with external components
- Enhanced short circuit operation



Block Diagram

2 Block Diagram




Figure 1 Block Diagram for the BTT6100-2EKA



Pin Configuration

3 Pin Configuration

3.1 Pin Assignment




Figure 2 Pin Configuration

3.2 Pin Definitions and Functions

Pin	Symbol	Function
1	GND	GrouND; Ground connection
2	IN0	INput channel 0; Input signal for channel 0 activation
3	DEN	Diagnostic ENable; Digital signal to enable/disable the diagnosis of the device
4	IS	Sense; Sense current of the selected channel
5	DSEL	Diagnostic SELection; Digital signal to select the channel to be diagnosed
6	IN1	INput channel 1; Input signal for channel 1 activation
7, 11	NC	Not Connected; No internal connection to the chip
8, 9, 10	OUT1	OUTput 1 ; Protected high side power output channel 1 ¹⁾
12, 13, 14	OUT0	OUTput 0 ; Protected high side power output channel 0 ¹⁾
Cooling Tab	V_{S}	Voltage Supply; Battery voltage

¹⁾ All output pins of a given channel must be connected together on the PCB. All pins of an output are internally connected together. PCB traces have to be designed to withstand the maximum current which can flow.



Pin Configuration

3.3 Voltage and Current Definition

Figure 3 shows all terms used in this data sheet, with associated convention for positive values.




Figure 3 Voltage and Current Definition



4 General Product Characteristics

4.1 Absolute Maximum Ratings

Table 2 Absolute Maximum Ratings 1)

 $T_{\rm J}$ = -40°C to 150°C; (unless otherwise specified)

Supply voltage for short circuit protection $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Number	Note / Test Condition	Unit	Values			Symbol	Parameter
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$				Max.	Тур.	Min.		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			"	"		"		Supply Voltages
Supply voltage for short circuit protection	P_4.1.1	_	V	48	_	-0.3	V_{S}	Supply voltage
circuit protection $ \begin{array}{ccccccccccccccccccccccccccccccccccc$	P_4.1.2	T _A = 25 °C	V	28	_	0	$-V_{\mathrm{S(REV)}}$	Reverse polarity voltage
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	P_4.1.3	$L_{ m Supply}$ = 5 μH $R_{ m ECU}$ = 20 $m\Omega$ $R_{ m Cable}$ = 16 $m\Omega/m$ $L_{ m Cable}$ = 1 $\mu H/m$, l = 0 or 5 $mSee Chapter 6 and$	V	36	_	0	$V_{BAT(SC)}$	
Permanent short circuit $I_{N ext{Pin}} = I_{N ext{Pin}} = I_{N$	P_4.1.12		V	65	_	_	$V_{\mathrm{S(LD)}}$	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			·			·		Short Circuit Capability
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	P_4.1.4	3)		100	_	_	n_{RSC1}	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			"	"		"		Input Pins
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	P_4.1.13		V		_	-0.3 -	V_{IN}	Voltage at INPUT pins
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	P_4.1.14	_	mA	2	_	-2	I_{IN}	Current through INPUT pins
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	P_4.1.15		V		_	-0.3 -	V_{DEN}	Voltage at DEN pin
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	P_4.1.16	_	mA	2	_	-2	I_{DEN}	Current through DEN pin
	P_4.1.17	- t < 2 min	V		_	-0.3 -		Voltage at DSEL pin
	P_4.1.18	_	mA	2	_	-2	I_{DSEL}	Current through DSEL pin
		L				l	l	Sense Pin
Voltage at IS pin $V_{\rm IS}$ -0.3 - $V_{\rm S}$ V -	P_4.1.19	_	V	V_{S}	_	-0.3	V_{IS}	Voltage at IS pin
Current through IS pin $I_{\rm IS}$ -25 - 50 mA -	P_4.1.20	_	mA	50	_	-25		Current through IS pin
Power Stage								Power Stage
Load current $ I_L $ $I_{L(LIM)}$ A -	P_4.1.21	_	Α	$I_{L(LIM)}$	_		$ I_{L} $	Load current



Table 2 Absolute Maximum Ratings (cont'd)¹⁾

 $T_{\rm J}$ = -40°C to 150°C; (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note /	Number
		Min.	Тур.	Max.		Test Condition	
Power dissipation (DC)	P_{TOT}	_	_	1.8	W	$T_{\rm A}$ = 85 °C $T_{\rm J}$ < 150 °C	P_4.1.22
Maximum energy dissipation Single pulse (one channel)	E_{AS}	_	-	36	mJ	$I_{L(0)}$ = 1.5 A $T_{J(0)}$ = 150 °C $V_{\rm S}$ = 28 V	P_4.1.23
Voltage at power transistor	V_{DS}	_	_	65	V	_	P_4.1.26
Currents		•					
Current through ground pin	I_{GND}	-20	_	20	mA	_	P_4.1.27
		-150		20		<i>t</i> < 2 min	
Temperatures							
Junction temperature	T_{J}	-40	_	150	°C	_	P_4.1.28
Storage temperature	T_{STG}	-55	_	150	°C	_	P_4.1.30
ESD Susceptibility	<u> </u>		<u>'</u>	'	<u>. </u>		•
ESD susceptibility (all pins)	V_{ESD}	-2	_	2	kV	⁴⁾ HBM	P_4.1.31
ESD susceptibility OUT Pin	V_{ESD}	-4	_	4	kV	⁴⁾ HBM	P_4.1.32
vs. GND and $V_{\rm S}$ connected							
ESD susceptibility	V_{ESD}	-500	_	500	V	⁵⁾ CDM	P_4.1.33
ESD susceptibility pin (corner pins)	V_{ESD}	-750	-	750	V	⁵⁾ CDM	P_4.1.34

- 1) Not subject to production test. Specified by design.
- 2) $V_{\rm S(LD)}$ is setup without the DUT connected to the generator per ISO 7637-1.
- 3) Threshold limit for short circuit failures: 100 ppm. Please refer to the legal disclaimer for short-circuit capability at the end of this document.
- 4) ESD susceptibility HBM according to ANSI/ESDA/JEDEC JS-001.
- 5) "CDM" ESDA STM5.3.1 or ANSI/ESD 5.5.3.1

Notes

- 1. Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- 2. Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.



4.2 Functional Range

Table 3 Functional Range $T_J = -40^{\circ}\text{C}$ to 150°C; (unless otherwise specified)

Parameter	Symbol		Values		Unit	Note /	Number
		Min.	Тур.	Max.		Test Condition	
Nominal operating voltage	V_{NOM}	8	28	36	V	_	P_4.2.1
Extended operating voltage	$V_{S(OP)}$	5	_	48	V	$^{2)} V_{IN} = 4.5 \text{ V}$ $R_{L} = 25 \Omega$ $V_{DS} < 0.5 \text{ V}$	P_4.2.2
Minimum functional supply voltage	$V_{S(OP)_MIN}$	3.8	4.3	5	V	$^{1)}$ $V_{\rm IN}$ = 4.5 V $R_{\rm L}$ = 25 Ω From $I_{\rm OUT}$ = 0 A to $V_{\rm DS}$ < 0.5 V; see Figure 15	P_4.2.3
Undervoltage shutdown	$V_{S(UV)}$	3	3.5	4.1	V	$^{1)}$ $V_{\rm IN}$ = 4.5 V $V_{\rm DEN}$ = 0 V $R_{\rm L}$ = 25 Ω From $V_{\rm DS}$ < 1 V; to $I_{\rm OUT}$ = 0 A See Chapter 9.1 and Figure 15	P_4.2.4
Undervoltage shutdown hysteresis	$V_{\mathrm{S(UV)_HYS}}$	-	850	_	mV	2) _	P_4.2.13
Operating current One channel active	$I_{ m GND_1}$	-	2	4	mA	$V_{\rm IN}$ = 5.5 V $V_{\rm DEN}$ = 5.5 V Device in $R_{\rm DS(ON)}$ $V_{\rm S}$ = 36 V See Chapter 9.1	P_4.2.5
Operating current All channels active	$I_{ m GND_4}$	-	4	6	mA	$V_{\rm IN} = 5.5 \ {\rm V}$ $V_{\rm DEN} = 5.5 \ {\rm V}$ Device in $R_{\rm DS(ON)}$ $V_{\rm S} = 36 \ {\rm V}$ See Chapter 9.1	P_4.2.6
Standby current for whole device with load (ambiente)	$I_{S(OFF)}$	_	0.1	0.5	μΑ	$^{1)}$ $V_{\rm S}$ = 36 V $V_{\rm OUT}$ = 0 V $V_{\rm IN}$ floating $V_{\rm DEN}$ floating $T_{\rm J} \le$ 85 °C	P_4.2.7



Table 3 Functional Range (cont'd) $T_J = -40^{\circ}\text{C}$ to 150°C; (unless otherwise specified)

Parameter	Symbol	Values			Values		Values		Values		ol Values		Note /	Number								
		Min.	Тур.	Max.		Test Condition																
Maximum standby current for whole device with load	I _{S(OFF)_150}	-	_	10	μΑ	$V_{\rm S}$ = 36 V $V_{\rm OUT}$ = 0 V $V_{\rm IN}$ floating $V_{\rm DEN}$ floating $T_{\rm J}$ = 150 °C	P_4.2.10															
Standby current for whole device with load, diagnostic active	$I_{S(OFF_DEN)}$	-	0.6	_	mA	$^{2)}$ $V_{\rm S}$ = 36 V $V_{\rm OUT}$ = 0 V $V_{\rm IN}$ floating $V_{\rm DEN}$ = 5.5 V	P_4.2.8															

¹⁾ Test at T_J = -40°C only

Note: Within the functional range the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the related electrical characteristics table.

4.3 Thermal Resistance

Table 4 Thermal Resistance

Parameter	Symbol	Values			Unit	Note /	Number
		Min.	Тур.	Max.		Test Condition	
Junction to soldering point	R_{thJS}	_	5	_	K/W	1)	P_4.3.1
Junction to ambient All channels active	R_{thJA}	_	32	_	K/W	1)2)	P_4.3.2

¹⁾ Not subject to production test. Specified by design.

4.3.1 PCB set up




Figure 4 2s2p PCB Cross Section

²⁾ Not subject to production test. Specified by design.

²⁾ Specified R_{thja} value is according to JEDEC JESD51-2,-5,-7 at natural convection on FR4 2s2p board; The product (chip + package) was simulated on a 76.4 x 114.3 x 1.5 mm board with 2 inner copper layers (2 x 70 μ m Cu, 2 x 35 μ m Cu). Where applicable, a thermal via array under the exposed pad contacts the first inner copper layer. Please refer to Figure 4.






Figure 5 PC Board Top and Bottom View for Thermal Simulation with 600 mm² Cooling Area

4.3.2 Thermal Impedance




Figure 6 Typical Thermal Impedance. 2s2p PCB set up according Figure 5






Figure 7 Typical Thermal Resistance. PCB set-up 1s0p



5 Power Stage

The power stages are built using an N-channel vertical power MOSFET (DMOS) with charge pump.

5.1 Output ON-state Resistance

The ON-state resistance $R_{\rm DS(ON)}$ depends on the supply voltage as well as the junction temperature $T_{\rm J}$. Figure 8 shows the dependencies in terms of temperature and supply voltage for the typical ON-state resistance. The behavior in reverse polarity is described in **Chapter 6.4**.




Figure 8 Typical ON-state Resistance

A high signal at the input pin (see **Chapter 8**) causes the power DMOS to switch ON with a dedicated slope, which is optimized in terms of EMC emission.

5.2 Turn ON/OFF Characteristics with Resistive Load

Figure 9 shows the typical timing when switching a resistive load.




Figure 9 Switching a Resistive Load Timing

5.3 Inductive Load

5.3.1 Output Clamping

When switching OFF inductive loads with high side switches, the voltage $V_{\rm OUT}$ drops below ground potential, because the inductance intends to continue driving the current. To prevent the destruction of the device by avalanche due to high voltages, there is a voltage clamp mechanism $Z_{\rm DS(AZ)}$ implemented that limits negative output voltage to a certain level ($V_{\rm S}$ - $V_{\rm DS(AZ)}$). Please refer to **Figure 10** and **Figure 11** for details. Nevertheless, the maximum allowed load inductance is limited.




Figure 10 Output Clamp




Figure 11 Switching an Inductive Load Timing

5.3.2 Maximum Load Inductance

During demagnetization of inductive loads, energy has to be dissipated in the BTT6100-2EKA. This energy can be calculated with following equation:

$$E = V_{\mathrm{DS}(\mathrm{AZ})} \times \frac{L}{R_{\mathrm{L}}} \times \left[\frac{V_{\mathrm{S}} - V_{\mathrm{DS}(\mathrm{AZ})}}{R_{\mathrm{L}}} \times \ln\left(1 - \frac{R_{\mathrm{L}} \times I_{\mathrm{L}}}{V_{\mathrm{S}} - V_{\mathrm{DS}(\mathrm{AZ})}}\right) + I_{\mathrm{L}} \right] \tag{1}$$



Following equation simplifies under the assumption of $R_L = 0 \Omega$.

$$E = \frac{1}{2} \times L \times I^2 \times \left(1 - \frac{V_S}{V_S - V_{DS(AZ)}}\right)$$
 (2)

The energy, which is converted into heat, is limited by the thermal design of the component. See **Figure 12** for the maximum allowed energy dissipation as a function of the load current.




Figure 12 Maximum Energy Dissipation Single Pulse, $T_{\rm J~START}$ = 150 °C; $V_{\rm S}$ = 28V

5.4 Inverse Current Capability

In case of inverse current, meaning a voltage $V_{\rm INV}$ at the OUTput higher than the supply voltage $V_{\rm S}$, a current $I_{\rm INV}$ will flow from output to $V_{\rm S}$ pin via the body diode of the power transistor (please refer to **Figure 13**). The output stage follows the state of the IN pin, except if the IN pin goes from OFF to ON during inverse. In that particular case, the output stage is kept OFF until the inverse current disappears. Nevertheless, the current $I_{\rm INV}$ should not be higher than $I_{\rm L(INV)}$. If the channel is OFF, the diagnostic will detect an open load at OFF. If the affected channel is ON, the diagnostic will detect open load at ON (the overtemperature signal is inhibited). At the appearance of $V_{\rm INV}$, a parasitic diagnostic can be observed. After, the diagnosis is valid and reflects the output state. At $V_{\rm INV}$ vanishing, the diagnosis is valid and reflects the output state. During inverse current, no protection functions are available.






Figure 13 Inverse Current Circuitry



5.5 Electrical Characteristics Power Stage

 Table 5
 Electrical Characteristics: Power Stage

 $V_{\rm S}$ = 8 V to 36 V, $T_{\rm J}$ = -40°C to 150°C (unless otherwise specified). Typical values are given at $V_{\rm S}$ = 28 V, $T_{\rm J}$ = 25 °C

Parameter	Symbol	Values			Unit	Note /	Number
		Min.	Тур.	Max.		Test Condition	
ON-state resistance per channel	R _{DS(ON)_150}	150	180	200	mΩ	$I_{L} = I_{L4} = 2 \text{ A}$ $V_{IN} = 4.5 \text{ V}$ $T_{J} = 150 \text{ °C}$ See Figure 8	P_5.5.1
ON-state resistance per channel	$R_{\mathrm{DS(ON)}_25}$	_	100	_	mΩ	¹⁾ $T_{\rm J}$ = 25 °C	P_5.5.21
Nominal load current One channel active	$I_{L(NOM)1}$	_	2.6	_	Α	$^{1)}$ T_{A} = 85 °C T_{J} < 150 °C	P_5.5.2
Nominal load current All channels active	$I_{L(NOM)2}$	-	2.2	_	Α		P_5.5.3
Output voltage drop limitation at small load currents	$V_{DS(NL)}$	-	10	22	mV	$I_{L} = I_{L0} = 50 \text{ mA}$ See Chapter 9.3	P_5.5.4
Drain to source clamping voltage $V_{\mathrm{DS(AZ)}}$ = [V_{S} - V_{OUT}]	$V_{DS(AZ)}$	65	70	75	V	I _{DS} = 20 mA See Figure 11 See Chapter 9.1	P_5.5.5
Output leakage current per channel $T_{\rm J} \le 85~{\rm ^{\circ}C}$	$I_{L(OFF)}$	_	0.1	0.5	μA	$V_{\rm IN}$ floating $V_{\rm OUT}$ = 0 V $T_{\rm J} \le 85^{\circ}{\rm C}$	P_5.5.6
Output leakage current per channel $T_{\rm J}$ = 150 °C	I _{L(OFF)_150}	_	1	5	μA	$V_{\rm IN}$ floating $V_{\rm OUT}$ = 0 V $T_{\rm J}$ = 150 °C	P_5.5.8
Inverse current capability	$I_{L(INV)}$	_	2.2	-	А	$^{1)}$ $V_{\rm S}$ < $V_{\rm OUTX}$ See Figure 13	P_5.5.9
Slew rate 30% to 70% $V_{\rm S}$	dV/dt_{ON}	0.3	8.0	1.3	V/µs	$R_{\rm L}$ = 25 Ω $V_{\rm S}$ = 28 V	P_5.5.11
Slew rate 70% to 30% $V_{\rm S}$	$-dV/dt_{ m OFF}$	0.3	8.0	1.3	V/µs	See Figure 9 See Chapter 9.1	P_5.5.12
Slew rate matching dV/dt_{ON} - dV/dt_{OFF}	ΔdV/dt	-0.15	0	0.15	V/µs		P_5.5.13
Turn-ON time to V_{OUT} = 90% V_{S}	t _{ON}	20	70	150	μs		P_5.5.14
Turn-OFF time to V_{OUT} = 10% V_{S}	t _{OFF}	20	70	150	μs		P_5.5.15
Turn-ON / OFF matching $t_{\text{OFF}} - t_{\text{ON}}$	$\Delta t_{\rm SW}$	-50	0	50	μs		P_5.5.16
Turn-ON time to $V_{\rm OUT}$ = 10% $V_{\rm S}$	t _{ON_delay}	-	35	70	μs		P_5.5.17
Turn-OFF time to V_{OUT} = 90% V_{S}	t _{OFF_delay}	_	35	70	μs		P_5.5.18



Table 5 Electrical Characteristics: Power Stage (cont'd)

 $V_{\rm S}$ = 8 V to 36 V, $T_{\rm J}$ = -40°C to 150°C (unless otherwise specified). Typical values are given at $V_{\rm S}$ = 28 V, $T_{\rm J}$ = 25 °C

Parameter	Symbol	Values			Unit	Note /	Number
		Min.	Тур.	Max.		Test Condition	
Switch ON energy	E_{ON}	_	320	_	μJ	$^{1)}$ $R_{\rm L}$ = 25 Ω $V_{\rm OUT}$ = 90% $V_{\rm S}$ $V_{\rm S}$ = 36 V See Chapter 9.1	P_5.5.19
Switch OFF energy	E_{OFF}	-	371	-	μJ	$^{1)}$ $R_{\rm L}$ = 25 Ω $V_{\rm OUT}$ = 10% $V_{\rm S}$ $V_{\rm S}$ = 36 V See Chapter 9.1	P_5.5.20

¹⁾ Not subject to production test, specified by design.

²⁾ Test at T_J = -40°C only



6 Protection Functions

The device provides integrated protection functions. These functions are designed to prevent the destruction of the IC from fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are designed for neither continuous nor repetitive operation.

6.1 Loss of Ground Protection

In case of loss of the module ground and the load remains connected to ground, the device protects itself by automatically turning OFF (when it was previously ON) or remains OFF, regardless of the voltage applied on IN pins.

In case of loss of device ground, it's recommended to use input resistors between the microcontroller and the BTT6100-2EKA to ensure switching OFF of channels.

In case of loss of module or device ground, a current $(I_{OUT(GND)})$ can flow out of the DMOS. Figure 14 sketches the situation.

 Z_{GND} is recommended to be a resistor in series to a diode .




Figure 14 Loss of Ground Protection with External Components

6.2 Undervoltage Protection

Between $V_{\rm S(UV)}$ and $V_{\rm S(OP)}$, the undervoltage mechanism is triggered. $V_{\rm S(OP)}$ represents the minimum voltage where the switching ON and OFF can takes place. $V_{\rm S(UV)}$ represents the minimum voltage the switch can hold ON. If the supply voltage is below the undervoltage mechanism $V_{\rm S(UV)}$, the device is OFF (turns OFF). As soon as the supply voltage is above the undervoltage mechanism $V_{\rm S(OP)}$, then the device can be switched ON. When the switch is ON, protection functions are operational. Nevertheless, the diagnosis is not guaranteed until $V_{\rm S}$ is in the $V_{\rm NOM}$ range. Figure 15 sketches the undervoltage mechanism.






Figure 15 Undervoltage Behavior

6.3 Overvoltage Protection

There is an integrated clamp mechanism for overvoltage protection $(Z_{D(AZ)})$. To guarantee this mechanism operates properly in the application, the current in the Zener diode has to be limited by a ground resistor. **Figure 16** shows a typical application to withstand overvoltage issues. In case of supply voltage higher than $V_{S(AZ)}$, the power transistor switches ON and in addition the voltage across the logic section is clamped. As a result, the internal ground potential rises to V_S - $V_{S(AZ)}$. Due to the ESD Zener diodes, the potential at pin INx, DSEL, and DEN rises almost to that potential, depending on the impedance of the connected circuitry. In the case the device was ON, prior to overvoltage, the BTT6100-2EKA remains ON. In the case the BTT6100-2EKA was OFF, prior to overvoltage, the power transistor can be activated. In the case the supply voltage is in above $V_{\text{BAT}(SC)}$ and below $V_{\text{DS}(AZ)}$, the output transistor is still operational and follows the input. If at least one channel is in the ON state, parameters are no longer guaranteed and lifetime is reduced compared to the nominal supply voltage range. This especially impacts the short circuit robustness, as well as the maximum energy E_{AS} capability. Z_{GND} is recommended to be a resistor in series to a diode.




Figure 16 Overvoltage Protection with External Components

6.4 Reverse Polarity Protection

In case of reverse polarity, the intrinsic body diodes of the power DMOS causes power dissipation. The current in this intrinsic body diode is limited by the load itself. Additionally, the current into the ground path and the logic pins



has to be limited to the maximum current described in **Chapter 4.1** with an external resistor. **Figure 17** shows a typical application. $R_{\rm GND}$ resistor is used to limit the current in the Zener protection of the device. Resistors $R_{\rm DSEL}$, $R_{\rm DEN}$, and $R_{\rm IN}$ are used to limit the current in the logic of the device and in the ESD protection stage. $R_{\rm SENSE}$ is used to limit the current in the sense transistor which behaves as a diode. The recommended value for $R_{\rm DEN}$ = $R_{\rm DSEL}$ = $R_{\rm IN}$ = $R_{\rm SENSE}$ = 10 k Ω . $Z_{\rm GND}$ is recommended to be a resistor in series to a diode.

During reverse polarity, no protection functions are available.




Figure 17 Reverse Polarity Protection with External Components

6.5 Overload Protection

In case of overload, such as high inrush of cold lamp filament, or short circuit to ground, the BTT6100-2EKA offers several protection mechanisms.

6.5.1 Current Limitation

At first step, the instantaneous power in the switch is maintained at a safe value by limiting the current to the maximum current allowed in the switch $I_{L(SC)}$. During this time, the DMOS temperature is increasing, which affects the current flowing in the DMOS.

6.5.2 Temperature Limitation in the Power DMOS

Each channel incorporates both an absolute $(T_{J(SC)})$ and a dynamic $(T_{J(SW)})$ temperature sensor. Activation of either sensor will cause an overheated channel to switch OFF to prevent destruction. Any protective switch OFF latches the output until the temperature has reached an acceptable value. **Figure 18** gives a sketch of the situation.

No retry strategy is implemented such that when the DMOS temperature has cooled down enough, the switch is switched ON again. Only the IN pin signal toggling can re-activate the power stage (latch behavior).






Figure 18 Overload Protection

Note: For better understanding, the time scale is not linear. The real timing of this drawing is application dependant and cannot be described.



6.6 Electrical Characteristics for the Protection Functions

Table 6 Electrical Characteristics: Protection

 $V_{\rm S}$ = 8 V to 36 V, $T_{\rm J}$ = -40°C to 150°C (unless otherwise specified).

Typical values are given at $V_{\rm S}$ = 28 V, $T_{\rm J}$ = 25 °C

Parameter	Symbol	Values			Unit	Note /	Number
		Min.	Тур.	Max.		Test Condition	
Loss of Ground			'		-		*
Output leakage current while GND disconnected	$I_{OUT(GND)}$	-	0.1	_	mA	¹⁾²⁾ V _S = 28 V See Figure 14	P_6.6.1
Reverse Polarity		•					
Drain source diode voltage during reverse polarity	$V_{DS(REV)}$	200	650	700	mV	$^{3)}I_{L}$ = - 2 A T_{J} = 150 °C See Figure 17	P_6.6.2
Overvoltage							
Overvoltage protection	$V_{\mathrm{S(AZ)}}$	65	70	75	V	I _{SOV} = 5 mA See Figure 16	P_6.6.3
Overload Condition		"	1	1			
Load current limitation	$I_{L5(SC)}$	20	25	30	A	$^{4)}V_{\rm DS}$ = 5 V See Figure 18 and Chapter 9.3	P_6.6.4
Dynamic temperature increase while switching	$\Delta T_{J(SW)}$	-	80	-	K	⁵⁾ See Figure 18	P_6.6.8
Thermal shutdown temperature	$T_{J(SC)}$	150	170 ⁵⁾	200 5)	°C	3) See Figure 18	P_6.6.10
Thermal shutdown hysteresis	$\Delta T_{J(SC)}$	_	30	_	K	2)	P_6.6.11

¹⁾ All pins are disconnected except $V_{\rm S}$ and OUT.

²⁾ Not Subject to production test, specified by design

³⁾ Test at T_J = +150°C only

⁴⁾ Test at $T_{\rm J}$ = -40°C only

⁵⁾ Functional test only