



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



Low Duty LCD Segment Driver for Automotive Application

BU91799KV-M MAX 200 segments (SEG50×COM4)

General Description

BU91799KV-M is a 1/4 duty general-purpose LCD driver that can be used for automotive applications and can drive up to 200 LCD Segments.

It can support operating temperature of up to +105°C and qualified for AEC-Q100 Grade2, as required for automotive applications.

It has integrated display RAM for reducing CPU load. Also, it is designed with low power consumption and no external component needed.

Features

- AEC-Q100 Qualified *(Note)*
- Integrated RAM for Display Data (DDRAM): 50 x 4 bit (Max 200 Segment)
- LCD Drive Output : 4 Common Output, Max 50 Segment Output
- Integrated Buffer AMP for LCD Driving
- Integrated Oscillator Circuit
- No External Components
- Low Power Consumption Design
- Independent Power Supply for LCD Driving
- Integrated Electrical Volume Register (EVR)function

(Note) Grade 2

Applications

- Instrument Clusters
 - Climate Controls
 - Car Audios / Radios
 - Metering
 - White Goods
 - Healthcare Products
 - Battery Operated Applications
- etc.

Key Specifications


- Supply Voltage Range: +2.5V to +6.0V
- LCD Drive Power Supply Range: +2.5V to +6.0V
- Operating Temperature Range: -40°C to +105°C
- Max Segments: 200 Segments
- Display Duty: 1/4
- Bias: 1/3
- Interface: 2wire Serial Interface

Special Characteristics

- ESD(HBM): ±2000V
- Latch-up Current: ±100mA

Package

W (Typ) x D (Typ) x H (Max)



Typical Application Circuit




Figure 1. Typical Application Circuit

○Product structure : Silicon monolithic integrated circuit ○This product is not designed for protection against radioactive rays.

Block Diagram / Pin Configuration / Pin Description




Figure 2. Block Diagram




Figure 3. Pin Configuration (TOP VIEW)

Table 1 Pin Description

Pin Name	Pin No.	I/O	Function	Handling when unused
INHb	8	I	Input terminal for display control VDD: Display enable VSS: Display disenable	VDD
TEST1	9	I	POR enable setting VDD: POR disenable <i>(Note)</i> VSS: POR enable	VSS
NC	10	-	Non connection	OPEN
NC	5	-	Non connection	OPEN
OSCIN	4	I	External clock input External clock and Internal clock modes can be selected by command Must be connected to VSS when using internal oscillator.	VSS
SDA	7	I/O	Serial data in-out terminal	-
SCL	6	I	Serial clock terminal	-
VSS	3	-	Ground	-
VDD	2	-	Power supply	-
VLCD	1	-	Power supply for LCD driving	-
SEG0 to SEG49	11 to 60	O	SEGMENT output for LCD driving	OPEN
COM0 to COM3	61 to 64	O	COMMON output for LCD driving	OPEN

(Note) This function is guaranteed by design, not tested in production process. Software Reset is necessary to initialize IC in case of TEST1=VDD.

Absolute Maximum Ratings (VSS=0V)

Parameter	Symbol	Ratings	Unit	Remarks
Maximum Voltage1	VDD	-0.5 to +7.0	V	Power Supply
Maximum Voltage2	VLCD	-0.5 to +7.0	V	LCD Drive Voltage
Power Dissipation	Pd	1.00 ^(Note 1)	W	
Input Voltage Range	V _{IN}	-0.5 to VDD+0.5	V	
Operational Temperature Range	T _{opr}	-40 to +105	°C	
Storage Temperature Range	T _{stg}	-55 to +125	°C	

(Note 1) Derate by 10mW/°C when operating above Ta=25°C (when mounted in ROHM's standard board).

Caution: Operating the IC over the absolute maximum ratings may damage the IC. The damage can either be a short circuit between pins or an open circuit between pins and the internal circuitry. Therefore, it is important to consider circuit protection measures, such as adding a fuse, in case the IC is operated over the absolute maximum ratings.

Recommended Operating Conditions (Ta=-40°C to +105°C, VSS=0V)

Parameter	Symbol	Ratings			Unit	Remarks
		Min	Typ	Max		
Power Supply Voltage1	VDD	2.5	-	6.0	V	Power Supply
Power Supply Voltage2	VLCD	2.5	-	6.0	V	LCD Drive Voltage

Electrical Characteristics

DC Characteristics (VDD=2.5V to 6.0V, VLCD=2.5V to 6.0V, VSS=0V, Ta=-40°C to +105°C, unless otherwise specified)

Parameter	Symbol	Limits			Unit	Conditions
		Min	Typ	Max		
"H" Level Input Voltage	V _{IH}	0.7VDD	-	VDD	V	SDA, SCL, OSCIN, INHb
"L" Level Input Voltage	V _{IL}	VSS	-	0.3VDD	V	SDA, SCL, OSCIN, INHb
"H" Level Input Current1	I _{IH1}	-	-	1	μA	SDA, SCL, OSCIN ^(Note 2) , INHb
"L" Level Input Current1	I _{IL1}	-1	-	-	μA	SDA, SCL, OSCIN, INHb, TEST1
"H" Level Input Current2	I _{IH2}	-	-	300	μA	TEST1
SDA "L" Level Output Voltage	V _{OL_SDA}	0	-	0.4	V	I _{load} = 3mA
LCD Driver on Resistance	SEG	R _{ON}	-	3	-	kΩ I _{load} =±10μA
	COM	R _{ON}	-	3	-	
Standby Current	I _{st}	-	-	5	μA	Display off, Oscillation off
Power Consumption 1	I _{DD}	-	2.5	15	μA	VDD=3.3V, VLCD=5V, Ta=+25°C Power save mode1, FR=71Hz 1/3 bias, Frame inverse
Power Consumption 2	I _{LCD}	-	10	20	μA	VDD=3.3V, VLCD=5V, Ta=+25°C Power save mode1, FR=71Hz 1/3 bias, Frame inverse

(Note 2) For external clock mode only

Electrical Characteristics – continued

Oscillation Characteristics

(VDD=2.5V to 6.0V, VLCD=2.5V to 6.0V, VSS=0V, Ta=-40°C to +105°C, unless otherwise specified)

Parameter	Symbol	Limits			Unit	Conditions
		Min	Typ	Max		
Frame Frequency1	f _{CLK1}	56	80	112	Hz	FR = 80Hz setting, VDD=2.5V to 6.0V, Ta=-40°C to +105°C
Frame Frequency2	f _{CLK2}	70	80	90	Hz	FR = 80Hz setting, VDD=3.3V, Ta=+25°C
Frame Frequency3	f _{CLK3}	77.5	87.5	97.5	Hz	FR = 80Hz setting, VDD=5.0V, Ta=+25°C
Frame Frequency4	f _{CLK4}	67.5	87.5	108	Hz	FR = 80Hz setting, VDD=5.0V, Ta=-40°C to +105°C
External Clock Rise Time	t _r	-	-	0.3	μs	External clock mode (OSCIN) ^(Note)
External Clock Fall Time	t _f	-	-	0.3	μs	
External Frequency	f _{EXCLK}	15	-	300	kHz	
External Clock Duty	t _{DTY}	30	50	70	%	

(Note) <Frame frequency calculation at external clock mode>

DISCTL 80HZ setting: Frame frequency [Hz] = external clock [Hz] / 512

DISCTL 71HZ setting: Frame frequency [Hz] = external clock [Hz] / 576

DISCTL 64HZ setting: Frame frequency [Hz] = external clock [Hz] / 648

DISCTL 53HZ setting: Frame frequency [Hz] = external clock [Hz] / 768

[Reference Data]




Figure 4. Frame Frequency Typical Temperature Characteristics

Electrical Characteristics – continued

MPU interface Characteristics

(VDD=2.5V to 6.0V, VLCD=2.5V to 6.0V, VSS=0V, Ta=-40°C to +105°C, unless otherwise specified)

Parameter	Symbol	Limits			Unit	Conditions
		Min	Typ	Max		
Input Rise Time	t_r	-	-	0.3	μs	
Input Fall Time	t_f	-	-	0.3	μs	
SCL Cycle Time	t_{SCYC}	2.5	-	-	μs	
“H” SCL Pulse Width	t_{SHW}	0.6	-	-	μs	
“L” SCL Pulse Width	t_{SLW}	1.3	-	-	μs	
SDA Setup Time	t_{SDS}	100	-	-	ns	
SDA Hold Time	t_{SDH}	100	-	-	ns	
Buss Free Time	t_{BUF}	1.3	-	-	μs	
START Condition Hold Time	$t_{HD;STA}$	0.6	-	-	μs	
START Condition Setup Time	$t_{SU;STA}$	0.6	-	-	μs	
STOP Condition Setup Time	$t_{SU;STO}$	0.6	-	-	μs	




Figure 5. Interface Timing

I/O Equivalence Circuit






Figure 6. I/O Equivalence Circuit

Application Example



Internal Clock Mode



External Clock Mode

Figure 7. Example of Application Circuit

Functional Descriptions

Command / Data Transfer Method

BU91799KV-M is controlled by 2-wire signal (SDA, SCL).




Figure 8. 2-SPI Command / Data Transfer Format

It is necessary to generate START and STOP condition when sending Command or Display Data through this 2 wire serial interface.




Figure 9. Interface Protocol

The following procedure shows how to transfer Command and Display Data.

- (1) Generate "START condition".
- (2) Issue Slave Address.
- (3) Transfer Command and Display Data.
- (4) Generate "STOP condition"

Acknowledge

Data format is comprised of 8 bits, Acknowledge bit is returned after sending 8-bit data. After the transfer of 8-bit data (Slave Address, Command, Display Data), release the SDA line at the falling edge of the 8th clock. The SDA line is then pulled "Low" until the falling edge of the 9th clock SCL. (Output cannot be pulled "High" because of open drain NMOS). If acknowledge function is not required, keep SDA line at "Low" level from 8th falling edge to 9th falling edge of SCL.





Figure 10. Acknowledge Timing

Functional Descriptions – continued

Command Transfer Method

Issue Slave Address (“01111100”) after generate “START condition”.
 The 1st byte after Slave Address always becomes command input.
 MSB (“command or data judge bit”) of command decide to next data is Command or Display Data.
 When set “command or data judge bit”=‘1’, next byte will be command.
 When set “command or data judge bit”=‘0’, next byte data is Display Data.




It cannot accept input command once it enters into Display Data transfer state.
 In order to input command again it is necessary to generate “START condition”.
 If “START condition” or “STOP condition” is sent in the middle of command transmission, command will be cancelled.
 If Slave Address is continuously sent following “START condition”, it remains in command input state.
 “Slave Address” must be sent right after the “START condition”.
 When Slave Address cannot be recognized in the first data transmission, no Acknowledge bit is generated and next transmission will be invalid. When data is invalid status, if “START condition” is transmitted again, it will return to valid status.

Consider the MPU interface characteristic such as Input rise time and Setup / Hold time when transferring command and data (Refer to [MPU Interface characteristic](#)).

Write Display and Transfer Method

BU91799KV-M has Display Data RAM (DDRAM) of 50×4=200bits.
 The relationship between data input and Display Data, DDRAM Data and address are as follows;



8-bit data is stored in DDRAM. ADSET command specifies the address to be written, and address is automatically incremented in every 4-bit data.
 Data can be continuously written in DDRAM by transmitting data continuously.
 When RAM data is written successively, after writing RAM data to 31h (SEG49), the address is returned to 00h (SEG0) by the auto-increment function

		DDRAM address												
		00h	01h	02h	03h	04h	05h	06h	07h	...	2Fh	30h	31h	
BIT	0	a	e	i	m									COM0
	1	b	f	j	n									COM1
	2	c	g	k	o									COM2
	3	d	h	l	p									COM3
		SEG0	SEG1	SEG2	SEG3	SEG4	SEG5	SEG6	SEG7		SEG47	SEG48	SEG49	

Display Data is written to DDRAM every 4-bit data.
 No need to wait for ACK bit to complete data transfer.

Functional Descriptions – continued

Oscillator

The clock signals for logic and analog circuit can be generated from internal oscillator or external clock. If internal oscillator circuit is used, OSCIN must be connected to VSS level. When using external clock mode, input external clock to OSCIN terminal after ICSET command setting.




Figure 11. Internal Clock Mode




Figure 12. External Clock Mode

LCD Driver Bias Circuit

BU91799KV-M generates LCD driving voltage with on-chip Buffer AMP. And it can drive LCD at low power consumption. Line or frame inversion can be set by DISCTL command. Refer to the [“LCD Driving Waveform”](#) for each LCD bias setting.

Blink Timing Generator

BU91799KV-M has Blink function. Blink mode is asserted by BLKCTL command. The Blink frequency varies depending on f_{CLK} characteristics at internal clock mode. Refer to [Oscillation Characteristics](#) for f_{CLK} .

Reset Initialize Condition

Initial condition after executing Software Reset is as follows.
 -Display is off.
 -DDRAM address is initialized (DDRAM Data is not initialized).
 Refer to [Command Description](#) for initialize value of registers.

Command / Function List

Description List of Command / Function

No.	Command	Function
1	Mode Set (MODESET)	Display on/off, 1/3bias setting
2	Address Set (ADSET)	DDRAM address setting (00h to 31h)
3	Display Control (DISCTL)	Frame frequency, Power save mode setting
4	Set IC Operation (ICSET)	Software Reset, internal/external clock setting (P2 is MSB data of DDRAM address)
5	Blink Control (BLKCTL)	Blink off/0.5Hz/1Hz/2Hz Blink setting
6	All Pixel Control (APCTL)	All pixels on/off during DISPON
7	EVR Set 1 (EVRSET1)	Set EVR 1
8	EVR Set 2 (EVRSET2)	Set EVR 2

Functional Descriptions – continued

Detailed Command Description

D7 (MSB) is a command or data judgment bit.
 Refer to [Command / Data Transfer Method](#).

C: 0: Next byte is RAM write data.
 1: Next byte is command.

Mode Set (MODESET)

MSB							LSB
D7	D6	D5	D4	D3	D2	D1	D0
C	1	0	0	P3	0	*	*

(* : Don't care)

Set display on and off

Setup	P3	Reset initialize condition
Display off (DISPOFF)	0	○
Display on (DISPON)	1	-

Display off : Regardless of DDRAM Data, all SEGMENT and COMMON output will be stopped after 1frame of OFF data write. Display off mode will be disabled after Display on command.

Display on : SEGMENT and COMMON output will be active and start to read the Display Data from DDRAM.

Set bias level

Setup	P2	Reset initialize condition
1/3 Bias	0	○
Prohibit	1	-

Refer to [LCD Driving Waveform](#)

Address Set (ADSET)

MSB							LSB
D7	D6	D5	D4	D3	D2	D1	D0
C	0	0	P4	P3	P2	P1	P0

The range of address can be set from 000000 to 110001(bin).

	MSB					LSB
Internal register	Address [5]	Address [4]	Address [3]	Address [2]	Address [1]	Address [0]
Command	ICSET P2	ADSET P4	ADSET P3	ADSET P2	ADSET P1	ADSET P0

Address [5:0]: MSB bit is specified in ICSET P2 and [4:0] are specified as ADSET P4 to P0.
 Don't set out of range address, otherwise address will be set 00000.

Functional Descriptions – continued

Display Control (DISCTL)

MSB							LSB
D7	D6	D5	D4	D3	D2	D1	D0
C	0	1	P4	P3	P2	P1	P0

Set Power save mode FR

Power save mode FR	P4	P3	Reset initialize condition
Normal mode (80Hz)	0	0	○
Power save mode1 (71Hz)	0	1	-
Power save mode2 (64Hz)	1	0	-
Power save mode3 (53Hz)	1	1	-

Power consumption is reduced in the following order:

Normal mode > Power save mode1 > Power save mode 2 > Power save mode 3.

Set LCD drive waveform

Setup	P2	Reset initialize condition
Line inversion	0	○
Frame inversion	1	-

Power consumption is reduced in the following order:

Line inversion > Frame inversion

Typically, when driving large capacitance LCD, Line inversion will increase the influence of crosstalk.

Regarding driving waveform, refer to [LCD Driving Waveform](#).

Set Power save mode SR

Setup	P1	P0	Reset initialize condition
Power save mode1	0	0	-
Power save mode2	0	1	-
Normal mode	1	0	○
High power mode	1	1	-

Power consumption is increased in the following order:

Power save mode 1 < Power save mode 2 < Normal mode < High power mode

(Reference current consumption data)

Setup	Current consumption
Power save mode 1	×0.50
Power save mode 2	×0.67
Normal mode	×1.00
High power mode	×1.80

The data above is for reference only. Actual consumption depends on Panel load.

Functional Descriptions – continued

Set IC Operation (ICSET)

MSB				LSB			
D7	D6	D5	D4	D3	D2	D1	D0
C	1	1	0	1	P2	P1	P0

P2: MSB data of DDRAM address. Refer to [Address Set \(ADSET\)](#).

Set Software Reset execution

Setup	P1
Software Reset Not Execute	0
Software Reset Execute	1

When “Software Reset” is executed, BU91799KV-M is reset to initial condition. (Refer to Reset initialize condition)
 Don't set Software Reset (P1) with P2, P0 at the same time.

Set oscillator mode

Setup	P0	Reset initialize condition
Internal clock	0	○
External clock	1	-

Internal clock mode: OSCIN must be connected to VSS level.
 External clock mode: Input external clock to OSCIN terminal..

<Frame frequency Calculation at external clock mode>

- DISCTL 80Hz setting: Frame frequency [Hz] = external clock [Hz] / 512
- DISCTL 71Hz setting: Frame frequency [Hz] = external clock [Hz] / 576
- DISCTL 64Hz setting: Frame frequency [Hz] = external clock [Hz] / 648
- DISCTL 53Hz setting: Frame frequency [Hz] = external clock [Hz] / 768




Figure 13. OSC MODE Switch Timing

Blink Control (BLKCTL)

MSB				LSB			
D7	D6	D5	D4	D3	D2	D1	D0
C	1	1	1	0	*	P1	P0

(* : Don't care)

Set Blink mode

Blink mode (Hz)	P1	P0	Reset initialize condition
OFF	0	0	○
0.5	0	1	-
1.0	1	0	-
2.0	1	1	-

The Blink frequency varies depending on f_{CLK} characteristics at internal clock mode. Refer to [Oscillation Characteristics](#) for f_{CLK}.

Functional Descriptions – continued

All Pixel Control (APCTL)

MSB							LSB
D7	D6	D5	D4	D3	D2	D1	D0
C	1	1	1	1	1	P1	P0

All display set on, off

Setup	P1	Reset initialize condition
Normal	0	○
All pixel on (APON)	1	-

Setup	P0	Reset initialize condition
Normal	0	○
All pixel off (APOFF)	1	-

All pixels on: All pixels are on regardless of DDRAM Data.
 All pixels off: All pixels are off regardless of DDRAM Data.

This command is valid in Display on status. The data of DDRAM is not changed by this command.
 If set both P1 and P0 = "1", APOFF will be selected.

EVR Set 1 (EVRSET1)

MSB						LSB	
D7	D6	D5	D4	D3	D2	D1	D0
C	1	1	0	0	P2	P1	P0

BU91799KV-M has 32-step Electrical Volume Register (EVR) that can set the best V0 voltage level (maximum LCD driving voltage).
 Electrical Volume Register (EVR) setting is shown below.

	MSB			LSB	
Internal register	EVR4	EVR3	EVR2	EVR1	EVR0
Command	EVRSET1 P2	EVRSET1 P1	EVRSET1 P0	EVRSET2 P1	EVRSET2 P0
Reset initialize condition	0	0	0	0	0

Electrical Volume Register (EVR) is set to "00000" in reset initialize condition.
 In "00000" condition, V0 output voltage is equal to VLCD input voltage.
 Refer to The Relationship of Electrical Volume Register (EVR) Setting and V0 voltage.
 Keep EVR setting for V0 voltage more than 2.5V only.
 And ensure "VLCD - V0 > 0.6" condition is satisfied.
 Unstable IC output voltage may result if the above conditions are not satisfied.
 EVRSET1 command defines the upper 3bit of EVR.
 EVR setting is reflected by sending EVRSET1 command.

EVR Set 2 (EVRSET2)

MSB						LSB	
D7	D6	D5	D4	D3	D2	D1	D0
C	1	1	1	1	0	P1	P0

EVRSET2 command defines the lower 2bit of EVR.
 EVR setting is reflected by sending by sending EVRSET2 command.

Functional Descriptions – continued

The Relationship of Electrical Volume Register (EVR) Setting and V0 voltage


EVR	Calculation formula	VLCD = 6.000	VLCD = 5.500	VLCD = 5.000	VLCD = 4.000	VLCD = 3.500	VLCD = 3.000	VLCD = 2.500	V
0	VLCD	V0= 6.000	V0= 5.500	V0= 5.000	V0= 4.000	V0= 3.500	V0= 3.000	V0= 2.500	V
1	0.967*VLCD	V0= 5.802	V0= 5.323	V0= 4.839	V0= 3.871	V0= 3.387	V0= 2.903	V0= 2.419	V
2	0.937*VLCD	V0= 5.622	V0= 5.156	V0= 4.688	V0= 3.750	V0= 3.281	V0= 2.813	V0= 2.344	V
3	0.909*VLCD	V0= 5.454	V0= 5.000	V0= 4.545	V0= 3.636	V0= 3.182	V0= 2.727	V0= 2.273	V
4	0.882*VLCD	V0= 5.292	V0= 4.853	V0= 4.412	V0= 3.529	V0= 3.088	V0= 2.647	V0= 2.206	V
5	0.857*VLCD	V0= 5.142	V0= 4.714	V0= 4.286	V0= 3.429	V0= 3.000	V0= 2.571	V0= 2.143	V
6	0.833*VLCD	V0= 4.998	V0= 4.583	V0= 4.167	V0= 3.333	V0= 2.917	V0= 2.500	V0= 2.083	V
7	0.810*VLCD	V0= 4.860	V0= 4.459	V0= 4.054	V0= 3.243	V0= 2.838	V0= 2.432	V0= 2.027	V
8	0.789*VLCD	V0= 4.734	V0= 4.342	V0= 3.947	V0= 3.158	V0= 2.763	V0= 2.368	V0= 1.974	V
9	0.769*VLCD	V0= 4.614	V0= 4.231	V0= 3.846	V0= 3.077	V0= 2.692	V0= 2.308	V0= 1.923	V
10	0.750*VLCD	V0= 4.500	V0= 4.125	V0= 3.750	V0= 3.000	V0= 2.625	V0= 2.250	V0= 1.875	V
11	0.731*VLCD	V0= 4.386	V0= 4.024	V0= 3.659	V0= 2.927	V0= 2.561	V0= 2.195	V0= 1.829	V
12	0.714*VLCD	V0= 4.284	V0= 3.929	V0= 3.571	V0= 2.857	V0= 2.500	V0= 2.143	V0= 1.786	V
13	0.697*VLCD	V0= 4.182	V0= 3.837	V0= 3.488	V0= 2.791	V0= 2.442	V0= 2.093	V0= 1.744	V
14	0.681*VLCD	V0= 4.086	V0= 3.750	V0= 3.409	V0= 2.727	V0= 2.386	V0= 2.045	V0= 1.705	V
15	0.666*VLCD	V0= 3.996	V0= 3.667	V0= 3.333	V0= 2.667	V0= 2.333	V0= 2.000	V0= 1.667	V
16	0.652*VLCD	V0= 3.912	V0= 3.587	V0= 3.261	V0= 2.609	V0= 2.283	V0= 1.957	V0= 1.630	V
17	0.638*VLCD	V0= 3.828	V0= 3.511	V0= 3.191	V0= 2.553	V0= 2.234	V0= 1.915	V0= 1.596	V
18	0.625*VLCD	V0= 3.750	V0= 3.438	V0= 3.125	V0= 2.500	V0= 2.188	V0= 1.875	V0= 1.563	V
19	0.612*VLCD	V0= 3.672	V0= 3.367	V0= 3.061	V0= 2.449	V0= 2.143	V0= 1.837	V0= 1.531	V
20	0.600*VLCD	V0= 3.600	V0= 3.300	V0= 3.000	V0= 2.400	V0= 2.100	V0= 1.800	V0= 1.500	V
21	0.588*VLCD	V0= 3.528	V0= 3.235	V0= 2.941	V0= 2.353	V0= 2.059	V0= 1.765	V0= 1.471	V
22	0.576*VLCD	V0= 3.456	V0= 3.173	V0= 2.885	V0= 2.308	V0= 2.019	V0= 1.731	V0= 1.442	V
23	0.566*VLCD	V0= 3.396	V0= 3.113	V0= 2.830	V0= 2.264	V0= 1.981	V0= 1.698	V0= 1.415	V
24	0.555*VLCD	V0= 3.330	V0= 3.056	V0= 2.778	V0= 2.222	V0= 1.944	V0= 1.667	V0= 1.389	V
25	0.545*VLCD	V0= 3.270	V0= 3.000	V0= 2.727	V0= 2.182	V0= 1.909	V0= 1.636	V0= 1.364	V
26	0.535*VLCD	V0= 3.210	V0= 2.946	V0= 2.679	V0= 2.143	V0= 1.875	V0= 1.607	V0= 1.339	V
27	0.526*VLCD	V0= 3.156	V0= 2.895	V0= 2.632	V0= 2.105	V0= 1.842	V0= 1.579	V0= 1.316	V
28	0.517*VLCD	V0= 3.102	V0= 2.845	V0= 2.586	V0= 2.069	V0= 1.810	V0= 1.552	V0= 1.293	V
29	0.508*VLCD	V0= 3.048	V0= 2.797	V0= 2.542	V0= 2.034	V0= 1.780	V0= 1.525	V0= 1.271	V
30	0.500*VLCD	V0= 3.000	V0= 2.750	V0= 2.500	V0= 2.000	V0= 1.750	V0= 1.500	V0= 1.250	V
31	0.491*VLCD	V0= 2.946	V0= 2.705	V0= 2.459	V0= 1.967	V0= 1.721	V0= 1.475	V0= 1.230	V

 Prohibit setting

LCD Driving Waveform

(1/3bias)

Line Inversion



Frame Inversion





Figure 14. LCD Waveform at Line Inversion (1/3bias)




Figure 15. LCD Waveform at Frame Inversion (1/3bias)

Example of Display Data

If LCD layout pattern is like Figure 16 and Figure 17, and display pattern is like Figure18, Display Data will be shown as below.




Figure 16. Example COM Line Pattern




Figure 17. Example SEG Line Pattern





Figure 18. Example Display Pattern

<DDRAM Data mapping in Figure 18 display pattern>

		S	S	S	S	S	S	S	S	S	S	S	S	S	S	S	S	S	S	S	
		E	E	E	E	E	E	E	E	E	E	E	E	E	E	E	E	E	E	E	
		G	G	G	G	G	G	G	G	G	G	G	G	G	G	G	G	G	G	G	
		0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19
COM0	D0	0	1	1	0	1	1	1	1	0	1	1	0	0	0	0	0	0	0	0	
COM1	D1	0	0	1	1	1	0	0	1	1	1	1	0	0	0	0	0	0	0	0	
COM2	D2	0	0	0	1	0	1	0	0	1	0	1	0	0	0	0	0	0	0	0	
COM3	D3	0	0	1	1	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	
Address		00h	01h	02h	03h	04h	05h	06h	07h	08h	09h	0Ah	0Bh	0Ch	0Dh	0Eh	0Fh	10h	11h	12h	13h

Initialize Sequence

Follow the Power-on sequence below to initialize condition.



After Power-on and before sending initialize sequence, each register value, DDRAM address and DDRAM Data are random.

Start Sequence


Start Sequence Example1

No.	Input	D7	D6	D5	D4	D3	D2	D1	D0	Descriptions
1	Power on									VDD=0V→5V (tR: Min 1ms to Max 500ms)
	↓									
2	Wait min 100µs									Initialize BU91799KV-M
	↓									
3	STOP									STOP condition
	↓									
4	START									START condition
	↓									
5	Slave Address	0	1	1	1	1	1	0	0	Issue Slave Address
	↓									
6	ICSET	1	1	1	0	1	0	1	0	Software Reset
	↓									
7	BLKCTL	1	1	1	1	0	*	0	0	Blink off
	↓									
8	DISCTL	1	0	1	0	0	1	0	0	80Hz, Frame inv., Power save mode1
	↓									
9	EVRSET1	1	1	1	0	0	0	0	1	EVR: 001xx
10	EVRSET2	1	1	1	1	1	0	0	1	EVR: 00101
	↓									
11	ICSET	1	1	1	0	1	0	0	1	External clock input
	↓									
12	ADSET	0	0	0	0	0	0	0	0	RAM address set
	↓									
13	Display Data	*	*	*	*	*	*	*	*	Address 00h to 01h
	Display Data	*	*	*	*	*	*	*	*	Address 02h to 03h
	⋮									⋮
	Display Data	*	*	*	*	*	*	*	*	Address 30h to 31h
	↓									
14	STOP									STOP condition
	↓									
15	START									START condition
	↓									
16	Slave Address	0	1	1	1	1	1	0	0	Issue Slave Address
	↓									
17	MODESET	1	1	0	0	1	0	*	*	Display on
	↓									
18	STOP									STOP condition

(*:Don't care)

Start Sequence– continued

Start Sequence Example2



BU91799KV-M is initialized with Start Sequence, starts to display with “DISPON Sequence”, updates Display Data with “RAM Write Sequence” and stops the display with “DISPOFF Sequence”. Execute “DISPON Sequence” in order to restart display.

Initialize Sequence

Input	DATA								Description
	D7	D6	D5	D4	D3	D2	D1	D0	
Power on									
Wait 100µs									
STOP									
START									
Slave Address	0	1	1	1	1	1	0	0	
ICSET	1	1	1	0	1	0	1	0	Execute Software Reset
MODESET	1	1	0	0	0	0	0	0	Display off
ADSET	0	0	0	0	0	0	0	0	RAM address set
Display Data	*	*	*	*	*	*	*	*	Display Data
...									
STOP									

DISPON Sequence

Input	DATA								Description
	D7	D6	D5	D4	D3	D2	D1	D0	
START									
Slave Address	0	1	1	1	1	1	0	0	
ICSET	1	1	1	0	1	0	0	1	Execute internal OSC mode
DISCTL	1	0	1	1	1	1	1	1	Set Display Control
BLKCTL	1	1	1	1	0	0	0	0	Set BLKCTL
APCTL	1	1	1	1	1	1	0	0	Set APCTL
EVRSET1	1	1	1	0	0	0	0	0	Set EVR1
EVRSET2	1	1	1	1	1	0	0	0	Set EVR2
MODESET	1	1	0	0	1	0	0	0	Display on
STOP									

RAM Write Sequence

Input	DATA								Description
	D7	D6	D5	D4	D3	D2	D1	D0	
START									
Slave Address	0	1	1	1	1	1	0	0	
ICSET	1	1	1	0	1	0	0	1	Execute internal OSC mode
DISCTL	1	0	1	1	1	1	1	1	Set Display Control
BLKCTL	1	1	1	1	0	0	0	0	Set BLKCTL
APCTL	1	1	1	1	1	1	0	0	Set APCTL
EVRSET1	1	1	1	0	0	0	0	0	Set EVR1
EVRSET2	1	1	1	1	1	0	0	0	Set EVR2
MODESET	1	1	0	0	1	0	0	0	Display on
ADSET	0	0	0	0	0	0	0	0	RAM address set
Display Data	*	*	*	*	*	*	*	*	Display Data
...									
STOP									

DISPOFF Sequence

Input	DATA								Description
	D7	D6	D5	D4	D3	D2	D1	D0	
START									
Slave Address	0	1	1	1	1	1	0	0	
ICSET	1	1	1	0	1	0	0	1	Execute internal OSC mode
MODESET	1	1	0	0	0	0	0	0	Display off
STOP									

Abnormal operation may occur in BU91799KV-M due to the effect of noise or other external factor. To avoid this phenomenon, it is highly recommended to input command according to sequence described above during initialization, display on/off and refresh of RAM data

Cautions in Power on/off

To prevent incorrect display, malfunction and abnormal current, follow Power on/off sequence shown in waveform below.
 VDD must be turned on before VLCD during power up sequence.
 VDD must be turned off after VLCD during power down sequence.
 Set $t1 > 0ns$ and $t2 > 0ns$.
 To refrain from data transmission is strongly recommended while power supply is rising up or falling down to prevent from the occurrence of disturbances on transmission and reception.




Figure 19. Power Supply Sequence

Caution in POR Circuit Use

BU91799KV-M has “POR” (Power-on Reset) circuit and Software Reset function. Keep the following recommended Power-on conditions in order to power up properly.

Set power up conditions to meet the recommended t_R , t_F , t_{OFF} , and V_{BOT} specification below in order to ensure POR operation.

Set pin TEST1=“L” to enable POR circuit.




Figure 20. Power on/off Waveform

Recommended condition of t_R , t_F , t_{OFF} , V_{BOT} ($T_a=+25^{\circ}C$)

$t_R^{(Note)}$	$t_F^{(Note)}$	$t_{OFF}^{(Note)}$	$V_{BOT}^{(Note)}$
1 ms to 500ms	1 ms to 500ms	Min 20ms	Less than 0.1V

(Note) This function is guaranteed by design, not tested in production process.

When it is difficult to keep above conditions, it is possibility to cause meaningless display due to no IC initialization. Please execute the IC initialization as quickly as possible after Power-on to reduce such an affect.

See the IC initialization flow as below.

Setting TEST1=“H” disables the POR circuit, in such case, execute the following sequence.

Note however that it cannot accept command while supply is unstable or below the minimum supply range.

Note also that Software Reset is not a complete alternative to POR function.

1.Generate STOP Condition




Figure 21. STOP Condition

2.Generate START Condition




Figure 22. START Condition

3.Issue Slave Address

4.Execute Software Reset (ICSET) Command

Display off Operation in External Clock Mode

After receiving MODESET(Display off), BU91799KV-M enter to DISPOFF sequence synchronized with frame then Segment and Common ports output VSS level after 1 frame of off data write.

Therefore, in external clock mode, it is necessary to input the external clock based on each frame frequency setting after sending MODESET (Display off).

For the required number of clock, refer to Power save mode FR of DISCTL.

Please input the external clock as below.

DISCTL 80HZ setting (Frame frequency [Hz] = external clock [Hz] / 512), it needs over 1024clk

DISCTL 71HZ setting (Frame frequency [Hz] = external clock [Hz] / 576), it needs over 1152clk

DISCTL 64HZ setting (Frame frequency [Hz] = external clock [Hz] / 648), it needs over 1296clk

DISCTL 53HZ setting (Frame frequency [Hz] = external clock [Hz] / 768), it needs over 1536clk

Please refer to the timing chart below.




Figure 23. External Clock Stop Timing

Note on the Multiple Devices be Connected to 2 Wire Interface

Do not access the other device without power supply (VDD) to the BU91799KV-M.




Figure 24. Example of BUS connection

To control the slope of the falling edge, a capacitor is connected between gate and drain of a NMOS transistor (Refer to Figure 25).

The gate is in a high-impedance state when the power supply (VDD) is not supplied.

In this condition, the gate voltage is pulled up by the current flow through the capacitance as a result of the SDA signal's transition from LOW to HIGH.

The NMOS transistor turns on and draws some current (I_{ds}) from the SDA port if the gate voltage (V_g) is higher than the threshold voltage (V_{th}).

An external resistor (R) is connected between the power line and SDA line to keep the SDA line as logic HIGH. But the line cannot be kept as logic HIGH if the voltage drop ($R \cdot I_{ds}$) is large.

Apply power supply (VDD) to BU91799KV-M when the multiple devices are on the same bus.




Figure 25. SDA output cell structure

Operational Notes

1. Reverse Connection of Power Supply

Connecting the power supply in reverse polarity can damage the IC. Take precautions against reverse polarity when connecting the power supply, such as mounting an external diode between the power supply and the IC's power supply pins.

2. Power Supply Lines

Design the PCB layout pattern to provide low impedance supply lines. Separate the ground and supply lines of the digital and analog blocks to prevent noise in the ground and supply lines of the digital block from affecting the analog block. Furthermore, connect a capacitor to ground at all power supply pins. Consider the effect of temperature and aging on the capacitance value when using electrolytic capacitors.

3. Ground Voltage

Ensure that no pins are at a voltage below that of the ground pin at any time, even during transient condition.

4. Ground Wiring Pattern

When using both small-signal and large-current ground traces, the two ground traces should be routed separately but connected to a single ground at the reference point of the application board to avoid fluctuations in the small-signal ground caused by large currents. Also ensure that the ground traces of external components do not cause variations on the ground voltage. The ground lines must be as short and thick as possible to reduce line impedance.

5. Thermal Consideration

Should by any chance the power dissipation rating be exceeded the rise in temperature of the chip may result in deterioration of the properties of the chip. The absolute maximum rating of the Pd stated in this specification is when the IC is mounted on a 70mm x 70mm x 1.6mm glass epoxy board. In case of exceeding this absolute maximum rating, increase the board size and copper area to prevent exceeding the Pd rating.

6. Recommended Operating Conditions

These conditions represent a range within which the expected characteristics of the IC can be approximately obtained. The electrical characteristics are guaranteed under the conditions of each parameter.

7. Inrush Current

When power is first supplied to the IC, it is possible that the internal logic may be unstable and inrush current may flow instantaneously due to the internal powering sequence and delays, especially if the IC has more than one power supply. Therefore, give special consideration to power coupling capacitance, power wiring, width of ground wiring, and routing of connections.

8. Operation Under Strong Electromagnetic Field

Operating the IC in the presence of a strong electromagnetic field may cause the IC to malfunction.

9. Testing on Application Boards

When testing the IC on an application board, connecting a capacitor directly to a low-impedance output pin may subject the IC to stress. Always discharge capacitors completely after each process or step. The IC's power supply should always be turned off completely before connecting or removing it from the test setup during the inspection process. To prevent damage from static discharge, ground the IC during assembly and use similar precautions during transport and storage.

10. Inter-pin Short and Mounting Errors

Ensure that the direction and position are correct when mounting the IC on the PCB. Incorrect mounting may result in damaging the IC. Avoid nearby pins being shorted to each other especially to ground, power supply and output pin. Inter-pin shorts could be due to many reasons such as metal particles, water droplets (in very humid environment) and unintentional solder bridge deposited in between pins during assembly to name a few.


Operational Notes – continued**11. Unused Input Pins**

Input pins of an IC are often connected to the gate of a MOS transistor. The gate has extremely high impedance and extremely low capacitance. If left unconnected, the electric field from the outside can easily charge it. The small charge acquired in this way is enough to produce a significant effect on the conduction through the transistor and cause unexpected operation of the IC. So unless otherwise specified, unused input pins should be connected to the power supply or ground line.

12. Regarding the Input Pin of the IC

In the construction of this IC, P-N junctions are inevitably formed creating parasitic diodes or transistors. The operation of these parasitic elements can result in mutual interference among circuits, operational faults, or physical damage. Therefore, conditions which cause these parasitic elements to operate, such as applying a voltage to an input pin lower than the ground voltage should be avoided. Furthermore, do not apply a voltage to the input pins when no power supply voltage is applied to the IC. Even if the power supply voltage is applied, make sure that the input pins have voltages within the values specified in the electrical characteristics of this IC.

Ordering Information



Marking Diagram

