imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





RoHS

ree

USB Audio Decoder LSI Series AAC/WMA/MP3 +SD Memory Card + iPod

BU94601KV BU94603KV BU94604BKV

Description

BU94601KV / BU94603KV / BU94604BKV are AAC+ WMA + MP3 decoder IC which contains USB host, SD card I/F, audio DAC, system controller, and regulator for internal CORE power supply.

Features

- USB2.0 Full Speed host I/F function contained.
- Protocol conversion from I²C to USB HID or from USB HID to I²C. (Only BU94604BKV)
- SD card I/F function contained.
- I²C I/F function contained.
- FAT analysis function contained.
- MP3 decode function contained. (available for MPEG1, 2 and 2.5, Layer 1, 2 and 3)
- WMA decode function contained. (Except BU94601KV) Available for WMA9 standard and not available for DRM
 AAO decode function contained.
- AAC decode function contained. (Except BU94601KV) Available for MPEG4 AAC-LC and not available for DRM
- Sample Rate Converter contained.
- System Controller contained.
- LÉD Controller contained.
- KEY matrix Controller contained.
- Stand Alone mode contained.
- External processor can control. (Slave mode)
- Audio DAC contained.
- Sound Effect function contained.
- Digital Audio Output(I²S, S/PDIF) function contained.
- File Name, Folder Name Sorting.
- ID3TAG and WMATAG and AACTAG Analysis.
- Reading a specified file data is possible from USB memory.
- LUN is selectable.
- Regulator for internal CORE power supply contained.
- VQFP64pin(0.5mm pitch)

Applications


Audio products, etc

●Line up

Ρ.						
	Part number	Format	iPod	Pa	ckage	Ordering part number
	BU94601KV	MP3	Not aupported	VQFP64	Reel of 2000	BU94601KV-ZAE2
	BU94603KV	AAC/WMA/MP3	Not supported	VQFP64	Reel of 2000	BU94603KV-ZAE2
	BU94604BKV	AAC/WMA/MP3	Supported	VQFP64	Reel of 2000	BU94604BKV-ZAE2

Package

W(Typ.) x D(Typ.) x H(Max.)



OProduct structure : Silicon Monolithic integrated circuit ORadiation resistance design is not arranged

Basic circuit application diagram-part1




Figure 1. an example of connection circuit application (BU94601KV/BU94603KV/BU94604BKV MODE1) *




Figure 2. an example of connection circuit application (BU94601KV/BU94603KV MODE2/3) *

Basic circuit application diagram-part2




Figure 3. an example of connection circuit application (BU94604BKV MODE2/3) *

This LSI has built in regulator for internal CORE power supply. DVDD terminal of 27PIN and 57PIN connect to bypass condenser. DVDD terminal of 27PIN and 57PIN don't connect to power supply.


The reference circuit and reference circuit parameters for crystal oscillator are shown above. The circuit parameters introduced above is not taking into consideration the environment in customer's systems or set's board. Therefore, ROHM is not guaranteed this content in any circuits. Please check the optimal circuit parameter in customer's actual systems or products with the oscillator manufacturer.

●Difference of BU94601KV/BU94603KV/BU94604BKV features

Item	BU94601KV	BU94603KV	BU94604BKV				
Package	VQFP64						
Number of pins		64pin					
Power supply		3.3V (inner 1.5V regulator)					
		USB Full speed(12Mbps)					
USB Host I/F		USB mass storage class					
		SPI mode					
SD Card I/F	SD, SDHC, MMC, mini-SDcard						
I ² C command I/F(Slave)		Supported					
Audio line output		Supported					
	l²S						
Digital audio output	SPDIF						
Sample rate converter	Supported						
clock	16.9344MHz						
Playable MP3 files	*.mp3,*.mp2,*.mp1						
Playable WMA files	Not supported	*.asf,*	.wma				
Playable AAC files	Not supported	*.m4a,*.3	gp,*.mp4				
iPod	Not su	pported	Supported*1				

*1 For using of BU94604BKV, It is necessary to become a licensee of Apple Inc. regarding "Made for iPod/iPhone/iPad License".

Block diagram





*BU94601KV contains only MP3 decoder

Figure 4. Block diagram

Arrangement of Terminals

BU94601KV / BU94603KV / BU94604BKV





• Description of Terminals

Print No. Signal Name UO (2) Pull-Up/ Down (7) Function Signal Name UO (7) Pull-Up/ Text 1 RESETX A I PU H: Release RESET, L: RESET	Desci	STAND ALONE MODE (MODE1)						/E M	ODE (MC	DE2,MODE3)																																																																																																																																																																																																									
No. Signal Name Cirl PD Power Signal Name Pio Down Function 1 RESETX A I PU PU Function Signal Name Function Function 2 SEL_SLAVE B I PU(1) FLRESET 3 SEL_MPB B I PU(1) FLRAD ALONE L.SLAVE 4 SEL_DOUT B I PU(1) FLRAD MPI APP2 and MP3 5 SEL_VOL B I PU(1) FLRAD MPI APP2 and MP3 6 SEL_DTPKT B I PU(1) FLRAD MP2 and MP3 7 SEL_UTPKT B I PU(1) FLRAD P2 and MP3 7 SEL_UTPKT B I PU(1) FLRAD P2 and MP3 7 SEL_UTPKT B I PU(1) FLRAD P2 and MP3 7 SEL_MP303 SEL NO OPEN (for TEST) <td< td=""><td>Din</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>Pull-Up/</td><td></td></td<>	Din								Pull-Up/																																																																																																																																																																																																										
1 RESET		Signal Name	Cir	I/O						Function																																																																																																																																																																																																									
3 SEL_MP3 B I PU("1) H: PLAY MP1 MP3 and MP3 ← 4 SEL_DOUT B I PU("1) H: Audio Line Output, H: Audio Output ← 5 SEL_VOL B I PU("1) H: Audio Output ← 6 SEL_VOL B I PU("1) H: Audio Play OFF, L: Audio Play OFF, L: Audio Play OFF, ← 7 SEL_UTPKT B I PU("1) H: Normal Operation Or more onomection's interruption output terminal ← 8 TEST1 ("2) B O OPEN (for TEST) ← 9 TEST2 - I PU SSEL system power or more) connection's interruption output terminal ← Music change 10 KEY_ROW1 B I PU KEY Input ROW3 SCL I - Music change 11 KEY_ROW4 B I PU KEY Input ROW3 SCL I - FC UF Clock In Output terminal FC UF Clock In Output terminal 12 KEY_ROW4 <td< td=""><td>1</td><td>RESETX</td><td>А</td><td>Ι</td><td>PU</td><td>H: Release RESET, L: RESET</td><td></td><td></td><td>\leftarrow</td><td></td></td<>	1	RESETX	А	Ι	PU	H: Release RESET, L: RESET			\leftarrow																																																																																																																																																																																																										
3 SEL_MR B I PU(1) L: PLAY MP1, MP2 and MP3	2	SEL_SLAVE	В	Ι	PU(*1)				\leftarrow																																																																																																																																																																																																										
4 SEL_DOU b I PU(*1) L: Digital Audio Output	3	SEL_MP3	В	Ι	PU(*1)	L: PLAY MP1, MP2 and MP3			←																																																																																																																																																																																																										
3 SEC_VOL B I PU(*1) L: Volume control invalid \leftarrow 6 SEL_APLAY B I PU(*1) L: Auto Play OPF, L: Auto Play OPF, L: Auto Play OPF, L: Set Device (Have z configuration or more) connection's interruption output terminal \leftarrow 7 SEL_UTPKT B I PU(*1) L: Normal Operation or more) connection's interruption output terminal \leftarrow 8 TEST1 (*2) B O - OPEN (for TEST) \leftarrow 9 TEST2 - I PU SetUre terminal \leftarrow Command Operation Bus 10 KEY_ROW2 B I PU KEY Input ROW1 MCHNG O - Music change 11 KEY_ROW3 B I PU KEY Input ROW3 SCL I - PC Ic Clock I 12 KEY_ROW3 B I PU KEY Input COLUMN1 A0 I - Address SetI 14 KEY_COL2 B O - KEY Input COLUMN2 A1 I - Address SetI 15 KEY_COL3 B O <td>4</td> <td>SEL_DOUT</td> <td>В</td> <td>Ι</td> <td>PU(*1)</td> <td>L: Digital Audio Output</td> <td></td> <td></td> <td>\leftarrow</td> <td></td>	4	SEL_DOUT	В	Ι	PU(*1)	L: Digital Audio Output			\leftarrow																																																																																																																																																																																																										
0 SLE_APENT B 1 PU(1) L: Auto Play	5	SEL_VOL	В	Ι	PU(*1)	L: Volume control invalid			←																																																																																																																																																																																																										
1 SEL_OTPKI B 1 PO(1) L: USB Test Packet Output	6	SEL_APLAY	В	Ι	PU(*1)	H: Auto Play OFF , L: Auto Play			←																																																																																																																																																																																																										
8IRPTO ('3)B0-Device (Have 2 configuration or more) connections interruption output terminal interruption output terminal+-9TEST2-IPUPull-tp to 3.3V system power supply (for TEST)+-10KEY_ROW1BIPUKEY Input ROW1MCHNG0-11KEY_ROW2BIPUKEY Input ROW1MCHNG0-Music change11KEY_ROW2BIPUKEY Input ROW2BUSY0-Command Operation Bus12KEY_ROW4BIPUKEY Input ROW3SCLI-HC I/F Clock Ir13KEY_ROW4BIPUKEY Input ROW4SDAI/O-If C I/F Clock Ir14KEY_COL1BO-KEY Input COLUMN1A0I-Address Set015KEY_COL2BO-KEY Input COLUMN2A1I-Address Set016KEY_COL3BO-KEY Input COLUMN3SEL_SMANIPU(-1)H: MODE2, L:17TEST3BIPUPUI-tp to 3.3V system power supply18DVDDIOSD I/F (*4)+20SD_CONBI-SD I/F+-21SD_CLKBO-SD I/F+-22SD_DIBOSD I/F+-24DVSSC	7	SEL_UTPKT	в	I	PU(*1)	H: Normal Operation L: USB Test Packet Output			\leftarrow																																																																																																																																																																																																										
IRPTO ('3)BO-or more) connection's interruption output terminal		TEST1 (*2)	В	0	-	OPEN (for TEST)			\leftarrow																																																																																																																																																																																																										
91E3121PUsupply (for TEST)MCHNG0-10KEY_ROW1BIPUKEY Input ROW1MCHNG0-Command Operation Bus11KEY_ROW2BIPUKEY Input ROW2BUSY0-Command Operation Bus12KEY_ROW3BIPUKEY Input ROW3SCLI-I*C UF Data Input Voltput13KEY_ROW4BIPUKEY Input ROW4SDAI/O-I*C UF Siave Address Set014KEY_COL2B0-KEY Input COLUMN2A1IAddress Set015KEY_COL3B0-KEY Input COLUMN3SEL_SMANIPU(*) F Siave Address Set116KEY_COL3B0-KEY Input COLUMN3SEL_SMANIPU(*) F Siave Address Set116KEY_COL3B0-SD I/F (*1)18DVDDIOSD I/F (*4)20SD_CONBI-SD I/F-21SD_CIXB0-SD I/F-22SD_DIB0-SD I/F-23SD_CSB0-SD I/F-24DVSSConnect to GND-25TEST4-IPUPull-up to 3.3V system power supply (for TEST)-26	8	IRPTO (*3)	в	0	-	or more) connection's interruption output terminal			\leftarrow																																																																																																																																																																																																										
11KEY_ROW2BIPUKEY Input ROW2BUSY0-Command Operation Bus Operation Bus12KEY_ROW3BIPUKEY Input ROW3SCLI-I'C UF Clock Ir13KEY_ROW4BIPUKEY Input ROW4SDAVO-I'C UF Clock Ir14KEY_COL1BO-KEY Input COLUMN1A0I-I'C UF Slave Address Set015KEY_COL2BO-KEY Input COLUMN2A1IAddress Set016KEY_COL3BO-KEY Input COLUMN3SEL_SMANIPU('1)H: MODE2, L:17TEST3BIPUPul-up to 3.3V system power supply (or TEST)18DVDDIOSD I/F ('4)20SD_DOBI-SD I/F21SD_CLKBO-SD I/F22SD_DIBO-SD I/F23SD_CSBO-SD I/F24DVSSConnect to GND25TEST4-IPUPul-up to 3.3V system power supply (for TEST)26TEST5-IPUPul-up to 3.3V system power supply (for TEST)29TEST6-I- <td>9</td> <td>TEST2</td> <td>-</td> <td>Ι</td> <td>PU</td> <td>Pull-up to 3.3V system power supply (for TEST)</td> <td>r</td> <td></td> <td><i>~</i></td> <td></td>	9	TEST2	-	Ι	PU	Pull-up to 3.3V system power supply (for TEST)	r		<i>~</i>																																																																																																																																																																																																										
11KET_ROW2BIPUKET Input ROW2BUSYU-Operation Bus12KEY_ROW3BIPUKEY Input ROW3SCLI-PC I/F Clock Ir13KEY_ROW4BIPUKEY Input ROW4SDAI/O-PC I/F Clock Ir14KEY_COL1BO-KEY Input COLUMN1A0I-PC I/F Slave Address Set015KEY_COL2BO-KEY Input COLUMN2A1I-PC I/F Slave Address Set016KEY_COL3BO-KEY Input COLUMN2A1I-PC I/F Slave Address Set016KEY_COL3BO-KEY Input COLUMN2SEL_SMANIPU('1)H: MODE2, L:17TEST3BIPUSystem power Supply18DVDDIOSD I/F (*4)20SD_DOBI-SD I/F21SD_CKBO-SD I/F22SD_DIBO-SD I/F23SD_CSBO-SD I/F24DVSSConnect to GND25TEST4-IPUPull-up to 3.3V system power supply (for TEST)26	10	KEY_ROW1	В	Ι	PU	KEY Input ROW1	MCHNG	0	-	Music change Output																																																																																																																																																																																																									
13 KEY_ROW4 B I PU KEY Input ROW4 SDA I/O - I/C I/F Data Input/Output 14 KEY_COL1 B O - KEY Input COLUMN1 A0 I - I/C I/F Data Input/Output 15 KEY_COL2 B O - KEY Input COLUMN2 A1 I - - I/C I/F Slave Address Set0 16 KEY_COL3 B O - KEY Input COLUMN2 A1 I - - I/C I/F Slave Address Set0 16 KEY_COL3 B O - KEY Input COLUMN3 SEL_SMAN I PU('') H: MODE2, L: 17 TEST3 B I PU Pull cot 3.3V system power supply (for TEST) - - Connect to 3.3V - <td>11</td> <td>KEY_ROW2</td> <td>В</td> <td>Ι</td> <td>PU</td> <td>KEY Input ROW2</td> <td>BUSY</td> <td>0</td> <td>-</td> <td>Command Operation Busy Flag</td>	11	KEY_ROW2	В	Ι	PU	KEY Input ROW2	BUSY	0	-	Command Operation Busy Flag																																																																																																																																																																																																									
13 KEY_ROW4 B I PO KEY Input ROW4 SDA I/O - Input/Output 14 KEY_COL1 B 0 - KEY Input COLUMN1 A0 I - Rddress Set0 15 KEY_COL2 B 0 - KEY Input COLUMN2 A1 I - Address Set0 16 KEY_COL3 B 0 - KEY Input COLUMN3 SEL_SMAN I PU(*1) H: MODE2, L: 17 TEST3 B I PU Pull-up to 3.3V system power supply (for TEST) - - Connect to 3.3V -	12	KEY_ROW3	В	Ι	PU	KEY Input ROW3	SCL	Ι	-	I ² C I/F Clock Input																																																																																																																																																																																																									
14REF_COLIBO-REF input COLUMINIA0I-Address Set015KEY_COL2BO-KEY Input COLUMN2A1I-Address Set116KEY_COL3BO-KEY Input COLUMN3SEL_SMANIPU(*1)H: MODE2, L:17TEST3BIPUPull-up to 3.3V system power18DVDDIOConnect to 3.3V20SD_CONBI-SD //F (*4)21SD_CLKBO-SD //F (*4)22SD_DIBO-SD //F23SD_CSBO-SD //F24DVSSConnect to GND25TEST4-IPUPull-up to 3.3V system power supply (for TEST)26TEST5-IPUPull-up to 3.3V system power supply (for TEST)29TEST6-I-Supply for TEST)30TEST8-I-System power Supply31ATEST1O-OPEN (for TEST)32AVDDCConnect to 37V33USB_DMCI/OUSB DATA	13	KEY_ROW4	В	Ι	PU	KEY Input ROW4	SDA	I/O	-	Input/Output																																																																																																																																																																																																									
15REF_COL2B0-REF Input COLUMIN2AIII-Address Set116KEY_COL3B0-KEY Input COLUMN3SEL_SMANIPU(*1)H: MODE2, L:17TEST3BIPUPull-up to 3.3V system power18DVDDIOConnect to 3.3V19SD_CONBI-SD I/F (*4)20SD_DOBI-SD I/F (*4)21SD_CLKBO-SD I/F23SD_CSBO-SD I/F24DVSSConnect to GND25TEST4-IPUPull-up to 3.3V system power supply (for TEST)26TEST5-IPUPull-up to 3.3V system power supply (for TEST)29TEST6-I-Connect to 57PIN29TEST8-I-Pull-up to 3.3V system power supply (for TEST)30TEST8-I-OPEN (for TEST)31ATEST1-OOPEN (for TEST)32AVDDCConnect to 3NV33USB_DMCI/O-USB DATA<	14	KEY_COL1	В	0	-	KEY Input COLUMN1	A0	Ι	-	Address Set0																																																																																																																																																																																																									
17TEST3BIPUPull-up to 3.3V system power supply (for TEST)18DVDDIOConnect to 3.3V System Power Supply19SD_CONBI-SD I/F (*4)20SD_DOBI-SD I/F (*4)21SD_CLKBO-SD I/F22SD_DIBO-SD I/F23SD_CSBO-SD I/F24DVSSConnect to GND25TEST4-IPUPull-up to 3.3V system power supply (for TEST)26TEST5-IPUPull-up to 3.3V system power supply (for TEST)29TEST6-I-Pull-up to 3.3V system power supply (for TEST)30TEST8-I-Pull-up to 3.3V system power supply (for TEST)31ATEST1O-OPEN (for TEST)32AVDDCConnect to 3.3V System Power Supply33USB_DMCI/O-USB DATA34USB_DPCI/O-USB DATA+35AVSSCConnect to GND	15	KEY_COL2	В	0	-	KEY Input COLUMN2	A1	Т	-																																																																																																																																																																																																										
17TESTSb1PUsupply (for TEST)	16	KEY_COL3	В	0	-			Ι	PU(*1)	H: MODE2, L: MODE3																																																																																																																																																																																																									
18DVDDUSystem Power Supply-19SD_CONBI-SD I/F (*4)-20SD_DOBI-SD I/F (*4)-21SD_CLKBO-SD I/F-22SD_DIBO-SD I/F-23SD_CSBO-SD I/F-24DVSSConnect to GND-25TEST4-IPUPull-up to 3.3V system power supply (for TEST)-26TEST5-IPUPull-up to 3.3V system power supply (for TEST)LKOUT12(*5)I/O (*5)PU(*5)28TEST6-I-Pull-up to 3.3V system power supply (for TEST)-29TEST7-I-Pull-up to 3.3V system power supply (for TEST)-30TEST8-I-Pull-up to 3.3V system power supply (for TEST)-31ATEST1-OOPEN (for TEST)-32AVDDCConnect to 3.3V System Power Supply-33USB_DPCI/O-USB DATA34USB_DPCI/O-USB DATA+-35AVSSCConnect to GND-36DESVILD-USB bias resistor(12k\Omega) connecting terminal36DESVILD <tr <="" td=""><td>17</td><td>TEST3</td><td>В</td><td>Ι</td><td>PU</td><td>supply (for TEST)</td><td>r</td><td colspan="3">· · ·</td></tr> <tr><td>20SD_DOBI-SD I/F (*4)-21SD_CLKBO-SD I/F-22SD_DIBO-SD I/F-23SD_CSBO-SD I/F-24DVSSConnect to GND-25TEST4-IPUPull-up to 3.3V system power supply (for TEST)-26TEST5-IPUPull-up to 3.3V system power supply (for TEST)-28TEST6-I-Connect to 57PIN-29TEST7-I-Pull-up to 3.3V system power supply (for TEST)-30TEST8-I-Pull-up to 3.3V system power supply (for TEST)-31ATEST1-O-OPEN (for TEST)-32AVDDCConnect to 3.3V System Power Supply-33USB_DMCI/O-USB DATA34USB_DPCI/O-USB DATA+-35AVSSCConnect to GND-36REXTIDO-USB bias resistor(12k\Omega) connecting terminal.35AVSSCConnect to GND-36AVSSCConnect to GND-37Arrange the resistance ofConnecting terminal.</br></br></br></td><td>18</td><td>DVDDIO</td><td>-</td><td>-</td><td>-</td><td></td><td colspan="3">←</td><td></td></tr> <tr><td>21SD_CLKBO-SD I/F-22SD_DIBO-SD I/F-23SD_CSBO-SD I/F-24DVSSConnect to GND-25TEST4-IPUPull-up to 3.3V system power supply (for TEST)-26TEST5-IPUPull-up to 3.3V system power supply (for TEST)CLKOUT12(*5)I/O (*5)PU(*5)12MHz CLK Ou27DVDD_M2Connect to 57PIN28TEST6-I-Pull-up to 3.3V system power supply (for TEST)-29TEST7-I-Pull-up to 3.3V system power supply (for TEST)-30TEST8-I-Pull-up to 3.3V system power supply (for TEST)-31ATEST1-O-OPEN (for TEST)-33USB_DMCI/O-USB DATA34USB_DPCI/O-USB DATA+-35AVSSCConnect to GND-36REXTIDConnect to GND-37WSB_DPCI/O-USB DATA+-36AVSSCConnect to GND-37AVSSCConnect to GND-38Bibis resistor(12k\Omega) connecting terminal.Arrange the resistance of<!--</td--><td>19</td><td>SD_CON</td><td>В</td><td>Ι</td><td>-</td><td>SD I/F (*4)</td><td></td><td></td><td>←</td><td></td></td></tr> <tr><td>22SD_DIBO-SD I/F-23SD_CSBO-SD I/F-24DVSSConnect to GND-25TEST4-IPUPull-up to 3.3V system power supply (for TEST)-26TEST5-IPUPull-up to 3.3V system power supply (for TEST)CLKOUT12(*5)$\frac{I/O}{(*5)}$PU(*5)27DVDD_M2Connect to 57PIN-28TEST6-I-Pull-up to 3.3V system power supply (for TEST)-29TEST7-I-Pull-up to 3.3V system power supply (for TEST)-30TEST8-I-Pull-up to 3.3V system power supply (for TEST)-31ATEST1-OOPEN (for TEST)-32AVDDCConnect to 3.3V System Power Supply-33USB_DMCI/O-USB DATA34USB_DPCI/O-USB DATA+-35AVSSCConnect to GND-40DSB bias resistor(12k\Omega) connecting terminal. Arrange the resistance of-</td><td>20</td><td>SD_DO</td><td>В</td><td>Ι</td><td>-</td><td>SD I/F (*4)</td><td></td><td></td><td>\leftarrow</td><td></td></tr> <tr><td>23SD_CSBO-SD I/F\leftarrow24DVSSConnect to GND\leftarrow25TEST4-IPUPull-up to 3.3V system power supply (for TEST)\leftarrow26TEST5-IPUPull-up to 3.3V system power supply (for TEST)CLKOUT12(*5)I/O (*5)PU(*5)12MHz CLK Out27DVDD_M2Connect to 57PIN\leftarrow28TEST6-I-Pull-up to 3.3V system power supply (for TEST)\leftarrow29TEST7-I-Pull-up to 3.3V system power supply (for TEST)\leftarrow30TEST8-I-Pull-up to 3.3V system power supply (for TEST)\leftarrow31ATEST1-O-OPEN (for TEST)\leftarrow32AVDDCConnect to 3.3V System Power Supply\leftarrow33USB_DMCI/O-USB DATA-\leftarrow34USB_DPCI/O-USB DATA+\leftarrow35AVSSCConnect to GND\leftarrow36DEVTIConnect to GND\leftarrow</td><td>21</td><td></td><td></td><td></td><td>-</td><td></td><td></td><td></td><td>\leftarrow</td><td></td></tr> <tr><td>24$DVSS$Connect to GND\leftarrow25TEST4-IPUPull-up to 3.3V system power supply (for TEST)\leftarrow26TEST5-IPUPull-up to 3.3V system power supply (for TEST)$CLKOUT12(*5)$$\frac{I/O}{(*5)}$$PU(*5)$<math>12MHz CLK Out27DVDD_M2Connect to 57PIN\leftarrow28TEST6-I-Pull-up to 3.3V system power supply (for TEST)\leftarrow29TEST7-I-Pull-up to 3.3V system power supply (for TEST)\leftarrow30TEST8-I-Pull-up to 3.3V system power supply (for TEST)\leftarrow31ATEST1-O-OPEN (for TEST)\leftarrow32AVDDCConnect to 3.3V System Power Supply\leftarrow33USB_DMC I/O-USB DATA-\leftarrow34USB_DPCI/O-USB DATA+\leftarrow35AVSSCConnect to GND\leftarrow26DEXTIDOOUSB DATA+\leftarrow36AVSSCConnect to GND\leftarrow</math></td><td></td><td>_</td><td>-</td><td></td><td>-</td><td></td><td colspan="3"></td><td></td></tr> <tr><td>25TEST4-IPUPull-up to 3.3V system power supply (for TEST)\leftarrow26TEST5-IPUPull-up to 3.3V system power supply (for TEST)CLKOUT12(*5)I/O (*5)PU(*5)12MHz CLK Ou27DVDD_M2Connect to 57PIN\leftarrow28TEST6-I-Pull-up to 3.3V system power supply (for TEST)\leftarrow29TEST7-I-Pull-up to 3.3V system power supply (for TEST)\leftarrow30TEST8-I-Pull-up to 3.3V system power supply (for TEST)\leftarrow31ATEST1-O-OPEN (for TEST)\leftarrow32AVDDCConnect to 3.3V System Power Supply\leftarrow33USB_DMCI/O-USB DATA-\leftarrow34USB_DPCI/O-USB DATA+\leftarrow35AVSSCConnect to GND\leftarrow36REXTIDOArrange the resistance of\leftarrow</td><td></td><td>_</td><td>В</td><td>0</td><td>-</td><td></td><td></td><td></td><td>\leftarrow</td><td></td></tr> <tr><td>25TEST4-110supply (for TEST)26TEST5-IPUPull-up to 3.3V system power supply (for TEST)CLKOUT12(*5)I/O (*5)PU(*5)12MHz CLK Out27DVDD_M2Connect to 57PIN28TEST6-I-Pull-up to 3.3V system power supply (for TEST)29TEST7-I-Pull-up to 3.3V system power supply (for TEST)30TEST8-I-Pull-up to 3.3V system power supply (for TEST)31ATEST1-0-OPEN (for TEST)32AVDDCConnect to 3.3V System Power Supply33USB_DMCI/O-USB DATA34USB_DPCI/O-USB DATA+35AVSSCConnect to GND26DEVTIUSB bas resistor(12k\Omega) connecting terminal. Arrange the resistance of</td><td>24</td><td>DVSS</td><td>-</td><td>-</td><td>-</td><td></td><td></td><td></td><td>\leftarrow</td><td></td></tr> <tr><td>27DVDD_M2Connect to 57PIN\leftarrow28TEST6-I-Pull-up to 3.3V system power supply (for TEST)\leftarrow29TEST7-I-Pull-up to 3.3V system power supply (for TEST)\leftarrow30TEST8-I-Pull-up to 3.3V system power supply (for TEST)\leftarrow31ATEST1-O-OPEN (for TEST)\leftarrow32AVDDCConnect to 3.3V System Power Supply\leftarrow33USB_DMCI/O-USB DATA-\leftarrow34USB_DPCI/O-USB DATA+\leftarrow35AVSSCConnect to GND\leftarrow30EXT-USB bias resistor(12k\Omega) connecting terminal. Arrange the resistance of\leftarrow</td><td>25</td><td>TEST4</td><td>-</td><td>Ι</td><td>PU</td><td>supply (for TEST)</td><td></td><td></td><td><i>←</i></td><td></td></tr> <tr><td>28TEST6-I-Pull-up to $3.3V$ system power supply (for TEST)\leftarrow29TEST7-I-Pull-up to $3.3V$ system power supply (for TEST)\leftarrow30TEST8-I-Pull-up to $3.3V$ system power supply (for TEST)\leftarrow31ATEST1-O-OPEN (for TEST)\leftarrow32AVDDCConnect to $3.3V$ System Power Supply\leftarrow33USB_DMCI/O-USB DATA-\leftarrow34USB_DPCI/O-USB DATA+\leftarrow35AVSSCConnect to GND\leftarrow26DEXTIDOArrange the resistance ofImage the resistance of</td><td>26</td><td>TEST5</td><td>-</td><td>I</td><td>PU</td><td>Pull-up to 3.3V system power supply (for TEST)</td><td>CLKOUT12(*5)</td><td>I/O (*5)</td><td>PU(*5)</td><td>12MHz CLK Output.</td></tr> <tr><td>26TEST6-1-supply (for TEST)\leftarrow29TEST7-I-Pull-up to 3.3V system power supply (for TEST)\leftarrow30TEST8-I-Pull-up to 3.3V system power supply (for TEST)\leftarrow31ATEST1-O-OPEN (for TEST)\leftarrow32AVDDCConnect to 3.3V System Power Supply\leftarrow33USB_DMCI/O-USB DATA-\leftarrow34USB_DPCI/O-USB DATA+\leftarrow35AVSSCConnect to GND\leftarrow36DEXTIDOArrange the resistance ofArrange the resistance of</td><td>27</td><td>DVDD_M2</td><td>-</td><td>-</td><td>-</td><td></td><td></td><td></td><td>\leftarrow</td><td></td></tr> <tr><td>29TEST7-I-supply (for TEST)\leftarrow30TEST8-I-Pull-up to 3.3V system power supply (for TEST)\leftarrow31ATEST1-O-OPEN (for TEST)\leftarrow32AVDDCConnect to 3.3V System Power Supply\leftarrow33USB_DMCI/O-USB DATA-\leftarrow34USB_DPCI/O-USB DATA+\leftarrow35AVSSCConnect to GND\leftarrow36DEXTIDOArrange the resistance ofArrange the resistance of</td><td>28</td><td>TEST6</td><td>-</td><td>Ι</td><td>-</td><td>supply (for TEST)</td><td colspan="3">→</td></tr> <tr><td>30TESTS-I-supply (for TEST)\leftarrow31ATEST1-O-OPEN (for TEST)\leftarrow32AVDDCConnect to 3.3V System Power Supply\leftarrow33USB_DMCI/O-USB DATA-\leftarrow34USB_DPCI/O-USB DATA+\leftarrow35AVSSCConnect to GND\leftarrow0USB bias resistor(12k\Omega) connecting terminal. Arrange the resistance of</td><td>29</td><td>TEST7</td><td>-</td><td>Ι</td><td>-</td><td>supply (for TEST)</td><td colspan="3">\rightarrow</td></tr> <tr><td>32AVDDCConnect to $3.3V$ System Power Supply\leftarrow33USB_DMCI/O-USB DATA-\leftarrow34USB_DPCI/O-USB DATA+\leftarrow35AVSSCConnect to GND\leftarrow36DEXTDQArrange the resistance of$Arrange the resistance of$</td><td></td><td></td><td>-</td><td>Ι</td><td>-</td><td>supply (for TEST)</td><td colspan="3">←</td></tr> <tr><td>32 AVDDC - - System Power Supply \leftarrow 33 USB_DM C I/O - USB DATA- \leftarrow 34 USB_DP C I/O - USB DATA+ \leftarrow 35 AVSSC - - Connect to GND \leftarrow USB bias resistor(12k\Omega) connecting terminal. Arrange the resistance of Arrange the resistance of</td><td>31</td><td>ATEST1</td><td>-</td><td>0</td><td>-</td><td></td><td colspan="3"></td></tr> <tr><td>34 USB_DP C I/O - USB DATA+ \leftarrow 35 AVSSC - - Connect to GND \leftarrow USB bias resistor(12k\Omega) connecting terminal. Arrange the resistance of Arrange the resistance of</td><td></td><td></td><td></td><td>-</td><td>-</td><td>System Power Supply</td><td colspan="3"></td></tr> <tr><td>35 AVSSC - - Connect to GND ← 35 AVSSC - - Connect to GND ← USB bias resistor(12kΩ) connecting terminal. Arrange the resistance of −</td><td></td><td>_</td><td>-</td><td></td><td>-</td><td></td><td colspan="3"></td></tr> <tr><td>USB bias resistor(12kΩ) connecting terminal. Arrange the resistance of</td><td>-</td><td>—</td><td>С</td><td>I/O</td><td>-</td><td></td><td colspan="3">←</td></tr> <tr><td>connecting terminal. Arrange the resistance of</td><td>35</td><td>AVSSC</td><td>-</td><td>-</td><td>-</td><td></td><td></td><td></td><td>\leftarrow</td><td></td></tr> <tr><td>$12k\Omega$ near PIN, and wiring on the PIN side doesn't cross with other signal lines.</td><td>36</td><td>REXTI</td><td>D</td><td>0</td><td>-</td><td>connecting terminal. Arrange the resistance of 12kΩ near PIN, and wiring on the PIN side doesn't cross</td><td colspan="3">←</td></tr>	17	TEST3	В	Ι	PU	supply (for TEST)	r	· · ·			20SD_DOBI-SD I/F (*4)-21SD_CLKBO-SD I/F-22SD_DIBO-SD I/F-23SD_CSBO-SD I/F-24DVSSConnect to GND-25TEST4-IPUPull-up to 3.3V system power supply (for TEST)-26TEST5-IPUPull-up to 3.3V system power 	18	DVDDIO	-	-	-		←				21SD_CLKBO-SD I/F-22SD_DIBO-SD I/F-23SD_CSBO-SD I/F-24DVSSConnect to GND-25TEST4-IPUPull-up to 3.3V system power supply (for TEST)-26TEST5-IPUPull-up to 3.3V system power supply (for TEST)CLKOUT12(*5)I/O (*5)PU(*5)12MHz CLK Ou27DVDD_M2Connect to 57PIN28TEST6-I-Pull-up to 3.3V system power supply (for TEST)-29TEST7-I-Pull-up to 3.3V system power supply (for TEST)-30TEST8-I-Pull-up to 3.3V system power supply (for TEST)-31ATEST1-O-OPEN (for TEST)-33USB_DMCI/O-USB DATA34USB_DPCI/O-USB DATA+-35AVSSCConnect to GND-36REXTIDConnect to GND-37WSB_DPCI/O-USB DATA+-36AVSSCConnect to GND-37AVSSCConnect to GND-38Bibis resistor(12k\Omega) connecting terminal.Arrange the resistance of </td <td>19</td> <td>SD_CON</td> <td>В</td> <td>Ι</td> <td>-</td> <td>SD I/F (*4)</td> <td></td> <td></td> <td>←</td> <td></td>	19	SD_CON	В	Ι	-	SD I/F (*4)			←		22SD_DIBO-SD I/F-23SD_CSBO-SD I/F-24DVSSConnect to GND-25TEST4-IPUPull-up to 3.3V system power supply (for TEST)-26TEST5-IPUPull-up to 3.3V system power supply (for TEST)CLKOUT12(*5) $\frac{I/O}{(*5)}$ PU(*5)27DVDD_M2Connect to 57PIN-28TEST6-I-Pull-up to 3.3V system power supply (for TEST)-29TEST7-I-Pull-up to 3.3V system power supply (for TEST)-30TEST8-I-Pull-up to 3.3V system power supply (for TEST)-31ATEST1-OOPEN (for TEST)-32AVDDCConnect to 3.3V System Power Supply-33USB_DMCI/O-USB DATA34USB_DPCI/O-USB DATA+-35AVSSCConnect to GND-40DSB bias resistor(12k\Omega) connecting terminal. Arrange the resistance of-	20	SD_DO	В	Ι	-	SD I/F (*4)			\leftarrow		23SD_CSBO-SD I/F \leftarrow 24DVSSConnect to GND \leftarrow 25TEST4-IPUPull-up to 3.3V system power supply (for TEST) \leftarrow 26TEST5-IPUPull-up to 3.3V system power supply (for TEST)CLKOUT12(*5)I/O (*5)PU(*5)12MHz CLK Out27DVDD_M2Connect to 57PIN \leftarrow 28TEST6-I-Pull-up to 3.3V system power supply (for TEST) \leftarrow 29TEST7-I-Pull-up to 3.3V system power supply (for TEST) \leftarrow 30TEST8-I-Pull-up to 3.3V system power supply (for TEST) \leftarrow 31ATEST1-O-OPEN (for TEST) \leftarrow 32AVDDCConnect to 3.3V System Power Supply \leftarrow 33USB_DMCI/O-USB DATA- \leftarrow 34USB_DPCI/O-USB DATA+ \leftarrow 35AVSSCConnect to GND \leftarrow 36DEVTIConnect to GND \leftarrow	21				-				\leftarrow		24 $DVSS$ Connect to GND \leftarrow 25TEST4-IPUPull-up to 3.3V system power supply (for TEST) \leftarrow 26TEST5-IPUPull-up to 3.3V system power supply (for TEST) $CLKOUT12(*5)$ $\frac{I/O}{(*5)}$ $PU(*5)$ $12MHz CLK Out27DVDD_M2Connect to 57PIN\leftarrow28TEST6-I-Pull-up to 3.3V system powersupply (for TEST)\leftarrow29TEST7-I-Pull-up to 3.3V system powersupply (for TEST)\leftarrow30TEST8-I-Pull-up to 3.3V system powersupply (for TEST)\leftarrow31ATEST1-O-OPEN (for TEST)\leftarrow32AVDDCConnect to 3.3VSystem Power Supply\leftarrow33USB_DMC I/O-USB DATA-\leftarrow34USB_DPCI/O-USB DATA+\leftarrow35AVSSCConnect to GND\leftarrow26DEXTIDOOUSB DATA+\leftarrow36AVSSCConnect to GND\leftarrow$		_	-		-						25TEST4-IPUPull-up to 3.3V system power supply (for TEST) \leftarrow 26TEST5-IPUPull-up to 3.3V system power supply (for TEST)CLKOUT12(*5)I/O (*5)PU(*5)12MHz CLK Ou27DVDD_M2Connect to 57PIN \leftarrow 28TEST6-I-Pull-up to 3.3V system power supply (for TEST) \leftarrow 29TEST7-I-Pull-up to 3.3V system power supply (for TEST) \leftarrow 30TEST8-I-Pull-up to 3.3V system power supply (for TEST) \leftarrow 31ATEST1-O-OPEN (for TEST) \leftarrow 32AVDDCConnect to 3.3V System Power Supply \leftarrow 33USB_DMCI/O-USB DATA- \leftarrow 34USB_DPCI/O-USB DATA+ \leftarrow 35AVSSCConnect to GND \leftarrow 36REXTIDOArrange the resistance of \leftarrow		_	В	0	-				\leftarrow		25TEST4-110supply (for TEST)26TEST5-IPUPull-up to 3.3V system power supply (for TEST)CLKOUT12(*5) I/O (*5)PU(*5)12MHz CLK Out27DVDD_M2Connect to 57PIN28TEST6-I-Pull-up to 3.3V system power supply (for TEST)29TEST7-I-Pull-up to 3.3V system power supply (for TEST)30TEST8-I-Pull-up to 3.3V system power supply (for TEST)31ATEST1-0-OPEN (for TEST)32AVDDCConnect to 3.3V System Power Supply33USB_DMCI/O-USB DATA34USB_DPCI/O-USB DATA+35AVSSCConnect to GND26DEVTIUSB bas resistor(12k\Omega) connecting terminal. Arrange the resistance of	24	DVSS	-	-	-				\leftarrow		27DVDD_M2Connect to 57PIN \leftarrow 28TEST6-I-Pull-up to 3.3V system power supply (for TEST) \leftarrow 29TEST7-I-Pull-up to 3.3V system power supply (for TEST) \leftarrow 30TEST8-I-Pull-up to 3.3V system power supply (for TEST) \leftarrow 31ATEST1-O-OPEN (for TEST) \leftarrow 32AVDDCConnect to 3.3V System Power Supply \leftarrow 33USB_DMCI/O-USB DATA- \leftarrow 34USB_DPCI/O-USB DATA+ \leftarrow 35AVSSCConnect to GND \leftarrow 30EXT-USB bias resistor(12k\Omega) connecting terminal. Arrange the resistance of \leftarrow	25	TEST4	-	Ι	PU	supply (for TEST)			<i>←</i>		28TEST6-I-Pull-up to $3.3V$ system power supply (for TEST) \leftarrow 29TEST7-I-Pull-up to $3.3V$ system power supply (for TEST) \leftarrow 30TEST8-I-Pull-up to $3.3V$ system power supply (for TEST) \leftarrow 31ATEST1-O-OPEN (for TEST) \leftarrow 32AVDDCConnect to $3.3V$ System Power Supply \leftarrow 33USB_DMCI/O-USB DATA- \leftarrow 34USB_DPCI/O-USB DATA+ \leftarrow 35AVSSCConnect to GND \leftarrow 26DEXTIDOArrange the resistance ofImage the resistance of	26	TEST5	-	I	PU	Pull-up to 3.3V system power supply (for TEST)	CLKOUT12(*5)	I/O (*5)	PU(*5)	12MHz CLK Output.	26TEST6-1-supply (for TEST) \leftarrow 29TEST7-I-Pull-up to 3.3V system power supply (for TEST) \leftarrow 30TEST8-I-Pull-up to 3.3V system power supply (for TEST) \leftarrow 31ATEST1-O-OPEN (for TEST) \leftarrow 32AVDDCConnect to 3.3V System Power Supply \leftarrow 33USB_DMCI/O-USB DATA- \leftarrow 34USB_DPCI/O-USB DATA+ \leftarrow 35AVSSCConnect to GND \leftarrow 36DEXTIDOArrange the resistance ofArrange the resistance of	27	DVDD_M2	-	-	-				\leftarrow		29TEST7-I-supply (for TEST) \leftarrow 30TEST8-I-Pull-up to 3.3V system power supply (for TEST) \leftarrow 31ATEST1-O-OPEN (for TEST) \leftarrow 32AVDDCConnect to 3.3V System Power Supply \leftarrow 33USB_DMCI/O-USB DATA- \leftarrow 34USB_DPCI/O-USB DATA+ \leftarrow 35AVSSCConnect to GND \leftarrow 36DEXTIDOArrange the resistance ofArrange the resistance of	28	TEST6	-	Ι	-	supply (for TEST)	→			30TESTS-I-supply (for TEST) \leftarrow 31ATEST1-O-OPEN (for TEST) \leftarrow 32AVDDCConnect to 3.3V System Power Supply \leftarrow 33USB_DMCI/O-USB DATA- \leftarrow 34USB_DPCI/O-USB DATA+ \leftarrow 35AVSSCConnect to GND \leftarrow 0USB bias resistor(12k\Omega) connecting terminal. Arrange the resistance of	29	TEST7	-	Ι	-	supply (for TEST)	\rightarrow			32AVDDCConnect to $3.3V$ System Power Supply \leftarrow 33USB_DMCI/O-USB DATA- \leftarrow 34USB_DPCI/O-USB DATA+ \leftarrow 35AVSSCConnect to GND \leftarrow 36DEXTDQArrange the resistance of $Arrange the resistance of$			-	Ι	-	supply (for TEST)	←			32 AVDDC - - System Power Supply \leftarrow 33 USB_DM C I/O - USB DATA- \leftarrow 34 USB_DP C I/O - USB DATA+ \leftarrow 35 AVSSC - - Connect to GND \leftarrow USB bias resistor(12k\Omega) connecting terminal. Arrange the resistance of Arrange the resistance of	31	ATEST1	-	0	-					34 USB_DP C I/O - USB DATA+ \leftarrow 35 AVSSC - - Connect to GND \leftarrow USB bias resistor(12k\Omega) connecting terminal. Arrange the resistance of Arrange the resistance of				-	-	System Power Supply				35 AVSSC - - Connect to GND ← 35 AVSSC - - Connect to GND ← USB bias resistor(12kΩ) connecting terminal. Arrange the resistance of −		_	-		-					USB bias resistor(12kΩ) connecting terminal. Arrange the resistance of	-	—	С	I/O	-		←			connecting terminal. Arrange the resistance of	35	AVSSC	-	-	-				\leftarrow		$12k\Omega$ near PIN, and wiring on the PIN side doesn't cross with other signal lines.	36	REXTI	D	0	-	connecting terminal. Arrange the resistance of 12kΩ near PIN, and wiring on the PIN side doesn't cross	←		
17	TEST3	В	Ι	PU	supply (for TEST)	r	· · ·																																																																																																																																																																																																												
20SD_DOBI-SD I/F (*4)-21SD_CLKBO-SD I/F-22SD_DIBO-SD I/F-23SD_CSBO-SD I/F-24DVSSConnect to GND-25TEST4-IPUPull-up to 3.3V system power supply (for TEST)-26TEST5-IPUPull-up to 3.3V system power 	18	DVDDIO	-	-	-		←																																																																																																																																																																																																												
21SD_CLKBO-SD I/F-22SD_DIBO-SD I/F-23SD_CSBO-SD I/F-24DVSSConnect to GND-25TEST4-IPUPull-up to 3.3V system power supply (for TEST)-26TEST5-IPUPull-up to 3.3V system power supply (for TEST)CLKOUT12(*5)I/O (*5)PU(*5)12MHz CLK Ou27DVDD_M2Connect to 57PIN28TEST6-I-Pull-up to 3.3V system power supply (for TEST)-29TEST7-I-Pull-up to 3.3V system power supply (for TEST)-30TEST8-I-Pull-up to 3.3V system power supply (for TEST)-31ATEST1-O-OPEN (for TEST)-33USB_DMCI/O-USB DATA34USB_DPCI/O-USB DATA+-35AVSSCConnect to GND-36REXTIDConnect to GND-37WSB_DPCI/O-USB DATA+-36AVSSCConnect to GND-37AVSSCConnect to GND-38Bibis resistor(12k\Omega) connecting terminal.Arrange the resistance of </td <td>19</td> <td>SD_CON</td> <td>В</td> <td>Ι</td> <td>-</td> <td>SD I/F (*4)</td> <td></td> <td></td> <td>←</td> <td></td>	19	SD_CON	В	Ι	-	SD I/F (*4)			←																																																																																																																																																																																																										
22SD_DIBO-SD I/F-23SD_CSBO-SD I/F-24DVSSConnect to GND-25TEST4-IPUPull-up to 3.3V system power supply (for TEST)-26TEST5-IPUPull-up to 3.3V system power supply (for TEST)CLKOUT12(*5) $\frac{I/O}{(*5)}$ PU(*5)27DVDD_M2Connect to 57PIN-28TEST6-I-Pull-up to 3.3V system power supply (for TEST)-29TEST7-I-Pull-up to 3.3V system power supply (for TEST)-30TEST8-I-Pull-up to 3.3V system power supply (for TEST)-31ATEST1-OOPEN (for TEST)-32AVDDCConnect to 3.3V System Power Supply-33USB_DMCI/O-USB DATA34USB_DPCI/O-USB DATA+-35AVSSCConnect to GND-40DSB bias resistor(12k\Omega) connecting terminal. Arrange the resistance of-	20	SD_DO	В	Ι	-	SD I/F (*4)			\leftarrow																																																																																																																																																																																																										
23SD_CSBO-SD I/F \leftarrow 24DVSSConnect to GND \leftarrow 25TEST4-IPUPull-up to 3.3V system power supply (for TEST) \leftarrow 26TEST5-IPUPull-up to 3.3V system power supply (for TEST)CLKOUT12(*5)I/O (*5)PU(*5)12MHz CLK Out27DVDD_M2Connect to 57PIN \leftarrow 28TEST6-I-Pull-up to 3.3V system power supply (for TEST) \leftarrow 29TEST7-I-Pull-up to 3.3V system power supply (for TEST) \leftarrow 30TEST8-I-Pull-up to 3.3V system power supply (for TEST) \leftarrow 31ATEST1-O-OPEN (for TEST) \leftarrow 32AVDDCConnect to 3.3V System Power Supply \leftarrow 33USB_DMCI/O-USB DATA- \leftarrow 34USB_DPCI/O-USB DATA+ \leftarrow 35AVSSCConnect to GND \leftarrow 36DEVTIConnect to GND \leftarrow	21				-				\leftarrow																																																																																																																																																																																																										
24 $DVSS$ Connect to GND \leftarrow 25TEST4-IPUPull-up to 3.3V system power supply (for TEST) \leftarrow 26TEST5-IPUPull-up to 3.3V system power supply (for TEST) $CLKOUT12(*5)$ $\frac{I/O}{(*5)}$ $PU(*5)$ $12MHz CLK Out27DVDD_M2Connect to 57PIN\leftarrow28TEST6-I-Pull-up to 3.3V system powersupply (for TEST)\leftarrow29TEST7-I-Pull-up to 3.3V system powersupply (for TEST)\leftarrow30TEST8-I-Pull-up to 3.3V system powersupply (for TEST)\leftarrow31ATEST1-O-OPEN (for TEST)\leftarrow32AVDDCConnect to 3.3VSystem Power Supply\leftarrow33USB_DMC I/O-USB DATA-\leftarrow34USB_DPCI/O-USB DATA+\leftarrow35AVSSCConnect to GND\leftarrow26DEXTIDOOUSB DATA+\leftarrow36AVSSCConnect to GND\leftarrow$		_	-		-																																																																																																																																																																																																														
25TEST4-IPUPull-up to 3.3V system power supply (for TEST) \leftarrow 26TEST5-IPUPull-up to 3.3V system power supply (for TEST)CLKOUT12(*5)I/O (*5)PU(*5)12MHz CLK Ou27DVDD_M2Connect to 57PIN \leftarrow 28TEST6-I-Pull-up to 3.3V system power supply (for TEST) \leftarrow 29TEST7-I-Pull-up to 3.3V system power supply (for TEST) \leftarrow 30TEST8-I-Pull-up to 3.3V system power supply (for TEST) \leftarrow 31ATEST1-O-OPEN (for TEST) \leftarrow 32AVDDCConnect to 3.3V System Power Supply \leftarrow 33USB_DMCI/O-USB DATA- \leftarrow 34USB_DPCI/O-USB DATA+ \leftarrow 35AVSSCConnect to GND \leftarrow 36REXTIDOArrange the resistance of \leftarrow		_	В	0	-				\leftarrow																																																																																																																																																																																																										
25TEST4-110supply (for TEST)26TEST5-IPUPull-up to 3.3V system power supply (for TEST)CLKOUT12(*5) I/O (*5)PU(*5)12MHz CLK Out27DVDD_M2Connect to 57PIN28TEST6-I-Pull-up to 3.3V system power supply (for TEST)29TEST7-I-Pull-up to 3.3V system power supply (for TEST)30TEST8-I-Pull-up to 3.3V system power supply (for TEST)31ATEST1-0-OPEN (for TEST)32AVDDCConnect to 3.3V System Power Supply33USB_DMCI/O-USB DATA34USB_DPCI/O-USB DATA+35AVSSCConnect to GND26DEVTIUSB bas resistor(12k\Omega) connecting terminal. Arrange the resistance of	24	DVSS	-	-	-				\leftarrow																																																																																																																																																																																																										
27DVDD_M2Connect to 57PIN \leftarrow 28TEST6-I-Pull-up to 3.3V system power supply (for TEST) \leftarrow 29TEST7-I-Pull-up to 3.3V system power supply (for TEST) \leftarrow 30TEST8-I-Pull-up to 3.3V system power supply (for TEST) \leftarrow 31ATEST1-O-OPEN (for TEST) \leftarrow 32AVDDCConnect to 3.3V System Power Supply \leftarrow 33USB_DMCI/O-USB DATA- \leftarrow 34USB_DPCI/O-USB DATA+ \leftarrow 35AVSSCConnect to GND \leftarrow 30EXT-USB bias resistor(12k\Omega) connecting terminal. Arrange the resistance of \leftarrow	25	TEST4	-	Ι	PU	supply (for TEST)			<i>←</i>																																																																																																																																																																																																										
28TEST6-I-Pull-up to $3.3V$ system power supply (for TEST) \leftarrow 29TEST7-I-Pull-up to $3.3V$ system power supply (for TEST) \leftarrow 30TEST8-I-Pull-up to $3.3V$ system power supply (for TEST) \leftarrow 31ATEST1-O-OPEN (for TEST) \leftarrow 32AVDDCConnect to $3.3V$ System Power Supply \leftarrow 33USB_DMCI/O-USB DATA- \leftarrow 34USB_DPCI/O-USB DATA+ \leftarrow 35AVSSCConnect to GND \leftarrow 26DEXTIDOArrange the resistance ofImage the resistance of	26	TEST5	-	I	PU	Pull-up to 3.3V system power supply (for TEST)	CLKOUT12(*5)	I/O (*5)	PU(*5)	12MHz CLK Output.																																																																																																																																																																																																									
26TEST6-1-supply (for TEST) \leftarrow 29TEST7-I-Pull-up to 3.3V system power supply (for TEST) \leftarrow 30TEST8-I-Pull-up to 3.3V system power supply (for TEST) \leftarrow 31ATEST1-O-OPEN (for TEST) \leftarrow 32AVDDCConnect to 3.3V System Power Supply \leftarrow 33USB_DMCI/O-USB DATA- \leftarrow 34USB_DPCI/O-USB DATA+ \leftarrow 35AVSSCConnect to GND \leftarrow 36DEXTIDOArrange the resistance ofArrange the resistance of	27	DVDD_M2	-	-	-				\leftarrow																																																																																																																																																																																																										
29TEST7-I-supply (for TEST) \leftarrow 30TEST8-I-Pull-up to 3.3V system power supply (for TEST) \leftarrow 31ATEST1-O-OPEN (for TEST) \leftarrow 32AVDDCConnect to 3.3V System Power Supply \leftarrow 33USB_DMCI/O-USB DATA- \leftarrow 34USB_DPCI/O-USB DATA+ \leftarrow 35AVSSCConnect to GND \leftarrow 36DEXTIDOArrange the resistance ofArrange the resistance of	28	TEST6	-	Ι	-	supply (for TEST)	→																																																																																																																																																																																																												
30TESTS-I-supply (for TEST) \leftarrow 31ATEST1-O-OPEN (for TEST) \leftarrow 32AVDDCConnect to 3.3V System Power Supply \leftarrow 33USB_DMCI/O-USB DATA- \leftarrow 34USB_DPCI/O-USB DATA+ \leftarrow 35AVSSCConnect to GND \leftarrow 0USB bias resistor(12k\Omega) connecting terminal. Arrange the resistance of	29	TEST7	-	Ι	-	supply (for TEST)	\rightarrow																																																																																																																																																																																																												
32AVDDCConnect to $3.3V$ System Power Supply \leftarrow 33USB_DMCI/O-USB DATA- \leftarrow 34USB_DPCI/O-USB DATA+ \leftarrow 35AVSSCConnect to GND \leftarrow 36DEXTDQArrange the resistance of $Arrange the resistance of$			-	Ι	-	supply (for TEST)	←																																																																																																																																																																																																												
32 AVDDC - - System Power Supply \leftarrow 33 USB_DM C I/O - USB DATA- \leftarrow 34 USB_DP C I/O - USB DATA+ \leftarrow 35 AVSSC - - Connect to GND \leftarrow USB bias resistor(12k\Omega) connecting terminal. Arrange the resistance of Arrange the resistance of	31	ATEST1	-	0	-																																																																																																																																																																																																														
34 USB_DP C I/O - USB DATA+ \leftarrow 35 AVSSC - - Connect to GND \leftarrow USB bias resistor(12k\Omega) connecting terminal. Arrange the resistance of Arrange the resistance of				-	-	System Power Supply																																																																																																																																																																																																													
35 AVSSC - - Connect to GND ← 35 AVSSC - - Connect to GND ← USB bias resistor(12kΩ) connecting terminal. Arrange the resistance of −		_	-		-																																																																																																																																																																																																														
USB bias resistor(12kΩ) connecting terminal. Arrange the resistance of	-	—	С	I/O	-		←																																																																																																																																																																																																												
connecting terminal. Arrange the resistance of	35	AVSSC	-	-	-				\leftarrow																																																																																																																																																																																																										
$12k\Omega$ near PIN, and wiring on the PIN side doesn't cross with other signal lines.	36	REXTI	D	0	-	connecting terminal. Arrange the resistance of 12kΩ near PIN, and wiring on the PIN side doesn't cross	←																																																																																																																																																																																																												

07	VODEEL		0						
37	VOREFI	-	0	-	OPEN (for TEST)	<i>←</i>			
38	VDD_PLL	-	-	-	Connect to 3.3V System Power Supply	←			
39	TEST_PLL	-	Ι	-	OPEN (for TEST)			←	
40	XIN_PLL	Е	Ι	-	X'tal Input 16.9344MHz			←	
41	XOUT_PLL	Е	0	-	Connect to X'tal 16.9344MHz			←	
42	VSS_PLL	-	-	-	Connect to GND			\leftarrow	
43	DAVSS	-	-	-	Connect to GND			←	
44	RDACO	F	0	-	Audio DAC Line Output Rch			←	
45	VCDACO	I	0	-	Audio DAC Reference Voltage Output			←	
46	LDACO	F	0	-	Audio DAC Line Output Lch			\leftarrow	
47	DAVDD	-	-	-	Connect to 3.3V System Power Supply			←	
48	AMUTE	G	0	-	Audio Mute Output (H:Mute Cancel, L:Mute)			←	
49	LED_ERROR	в	0	-	Error LED Output	TEST9	I	PU	Pull-up to 3.3V system power supply
50	LED_PLAY	в	0	-	Play LED Output	TEST10 I PU Pull-up to 3.3V power supply			
51	LED_PSD	В	0	-	Play SD Card LED Output	power supply		Pull-up to 3.3V system power supply	
52	LED_PUSB	В	0	-	Play USB LED Output	power supply			Pull-up to 3.3V system power supply
53	LED_ACCESS	в	0	-	Memory Access LED Output	LRCK I/O /SPDIF(*4) (*6) PU(*6) I ² S Output LR Clock / SPDIF Output			LR Clock /
54	LED_RANDOM	в	0	-	Random Play LED Output	BCK(*4)	I/O (*6)	PU(*6)	I ² S Output Bit Clock
55	LED_REPEAT	в	0	-	Repeat Play LED Output	DATA(*4)	I/O (*6)	PU(*6)	I ² S Output LR DATA
56	TEST13	-	Ι	PU	Pull-up to 3.3V system power supply (for TEST)			\leftarrow	
57	DVDD_M1	-	-	-	Connect to Bypass Condenser	←			
58	TEST14	F	Ι	-	Connect to GND	←			
59	TEST15	-	Ι	-	Pull-up to 3.3V system power supply (for TEST)	←			
60	TEST16	-	Ι	-	Pull-up to 3.3V system power supply (for TEST)	←			
61	TEST17	-	Ι	-	Pull-up to 3.3V system power supply (for TEST)	←			
62	DVSS	-	-	-	Connect to GND	←			
63	TMODE	Н	Ι	-	Connect to GND			\leftarrow	
64	DVDDIO	-	-	-	Connect to 3.3V System Power Supply	←			

*1 When L is input, Pull-UP turns OFF.

*2 BU94601KV / BU94603KV

*3 BU94604BKV

*4 When SD I/F is disused, pull-up to 3.3V system power supply.

*5 Enabled/Disabled can be selected using commands.

This pin becomes output and pull-up is OFF, only when 12MHz clock output is enable.

*6 In STAND ALONE MODE (MODE1),

When Audio Line output is selected (SEL_DOUT=H), LED output is enabled.

When the Digital Audio output is selected (SEL_DOUT=L), the I²S format audio output is enabled. In SLAVE MODE (MODE2, MODE3),


When the Analog Line output is selected (SEL_DOUT=H), these pins are TEST terminals.

When the Digital Audio output is selected (SEL_DOUT=L), I²S or SPDIF is selectable.

See Chapter 4 . SEL_DOUT for further information.

*7 Input L level directly without resistance when you input L to the terminal with Pull-Up (about 33 k Ω).

Terminal equivalent circuit diagram



Description of each block's movement-part1

- BU94601KV/BU94603KV/BU94604BKV are AAC+WMA+MP3 decoder IC in which a USB host I/F, SD memory card I/F, audio DAC and system control functions are built. Using a KEY or I²C interface command, the IC reads out a MP3 file written to a memory device having a USB I/F or a SD memory card. All the operations required before the data can be output to audio devices are incorporated into one chip. *BU94601KV supports only MP3.
- Supporting STAND ALONE MODE which is enabled by commands entered from the keyboard (hereinafter referred to as MODE1), AUTO SLAVE MODE which is enabled by commands entered from the master microcomputer, same as those entered from the keyboard, via the built-in I²C interface (hereinafter referred to as MODE2) and MANUAL SLAVE MODE which can send the memory device information to the master microcomputer via the I²C interface and completely control sequences such as a play sequence by the master microcomputer (hereinafter referred to as MODE3).
- · I²C bus <-> USB protocol conversion function built into. *Only MODE2 and MODE3 of BU94604BKV.
- · Supporting fast forward playing and fast backward playing with music.
- Supporting outputs folder names, file names, ID3TAG (V1.0, V1.1 V2.2 V2.3 and V2.4) information and WMA-TAG information and AAC-TAG(iTunes Meta-data) information via the I²C interface. This function is enabled only in MODE 2 and MODE 3.
- · Supporting audio line output, digital audio output (I²S, SPDIF).
- · Reading a specified file data is possible from USB memory. *Only a file that exists in root folder corresponds.
- 1. USB host I/F
 - Builds in the USB Full speed (12 Mbps) HOST control function.
 - · Supports the USB mass storage class.
 - Convert the protocol from I²C from USB(HID) and USB(HID) to I²C when communicating with the master microcomputer.*
 - · An isochronous IN transfer function to 192 byte/Frame is built into.*
 - . Interrupt IN transfer function is built into.*
 - . It doesn't correspond to external HUB.
 - * Only the device with two CONFIGURATIONS or more. Only BU94604BKV.
- 2. SD card I/F
 - · Supports the SPI mode.
 - · Supports the MMC and mini-SD cards.
 - · Supports the SDHC cards.
 - · Supports the SD ver1.01 (file system).
 - Does not support CPRM.
- 3. I²C I/F
 - · Communicates with the master microcomputer using an I²C interface format.
 - · Supports the standard mode (100 kbps) and fast mode (400 kbps).
 - · Supports a 7-bit address.
 - · Can select four types of slave addresses.
- 4. Audio output
 - 1bit-DAC output
 - · Builds in the digital soft mute function.
 - · Supports digital audio output (I²S, SPDIF).
 - · Builds in sound effects of POPS, JAZZ, ROCK, CLASSIC, R&B and BassBoost.*
 - * Only audio line output is enabled.

Description of each block's movement-part2

- 5. FAT analysis
 - · Supports FAT16 and FAT 32.
 - · Supports VFAT (long file name).
 - · Supports multi-partition up to 1.
 - · The maximum number of playable folders within each folder is 65534.
 - \cdot The maximum number of playable files within each folder is 65534.
 - The maximum number of playable folders within each device is 65534.
 - \cdot The playable folder hierarchy is up to 8 layers containing the root directory.
 - The playable file extension supports *.m4a, *.3gp, and *.mp4 for AAC, *.wma and *.asf for WMA, *.mp3, *.mp2, and *.mp1 for MP3. For *.mp2 and *.mp1, play enabled/disabled can be selected. Upper case letters and lower case letters are not distinguished in the file extension. (BU94601KV supports only *.mp3, *.mp2, and *.mp1.)
 - Sorts and plays up to 100 folders and 100 files in the order of UNICODE.
 - Possible to obtain up to 64 bytes as the folder name or file name.
 - · Supports 1 sector of 512, 1024, 2048 and 4096 bytes.
 - Playable file size is up to 2Gbyte-1 byte. Although a file over 2Gbyte is recognized as a playable file, 2Gbyte -1byte part of the file is playable.
- 6. MP3 decoder
 - · Supports MPEG audio 1, 2 and 2.5.
 - · Supports Layer 1, 2 and 3.
 - · Supports sample rates 8k, 16k, 32k, 11.025k, 22.05k, 44.1k, 12k, 24k and 48kHz.
 - Supports bit rate 8 to 320 kbps and VBR (Variable Bit Rate). *Except free format.
 - Supports ID3TAG V1.0, V1.1, V2.2, V2.3 and V2.4.
 - (Up to 64 bytes can be obtained for the names of album, artist, and title.)
- 7. WMA decoder (BU94601KV doesn't support.)
 - · Supports Windows Media Audio 9 standard.
 - · Not supports DRM.
 - · Supports sample rates 8k, 16k, 32k, 11.025k, 22.05k, 44.1k, and 48kHz.
 - Supports bit rate 5 to 384 kbps and VBR (Variable Bit Rate). *Except free format.
 - · Supports WMA-TAG.
 - (Up to 64 bytes can be obtained for the names of album, artist, and title.)
- 8. AAC decoder (BU94601KV doesn't support.)
 - Supports MPEG4 AAC-LC encoded by iTunes.
 - · Not supports DRM.
 - · Supports sample rates 8k, 16k, 32k, 11.025k, 22.05k, 44.1k, 12k, 24k and 48kHz.
 - Supports bit rate 8 to 320 kbps and VBR (Variable Bit Rate).
 - · Supports AAC-TAG(iTunes Meta-data).
 - (Up to 64 bytes can be obtained for the names of album, artist, and title.)
 - · The playable file extension supports *.m4a, *.3gp, and *.mp4
 - · Based on 3GPP TS 26.244.
 - Supports file type of m4a, mp42, and 3gpX (numbers with arbitrary X).
 - *About except for the file encoded by iTunes, when the stream of a gap or video data is included in the file, it may skip to the following music or skipping may be carried out.
- 9. Sample rate converter
 - · Converts all the supported sample rates to 44.1 kHz using a poly-phase operation.
- 10. System controller
 - Controls all the system operations including KEY input, LED output, interface control with the master microcomputer, USB device access, SD card access, FAT analysis, sort function, MP3 decode, WMA decode and audio output.

Description of each block's movement-part3

- 11. KEY matrix controller
 - Controls 12 types of KEY inputs: play/pause, stop, tune forward/fast forward playing, tune backward/fast backward playing, folder forward, folder backward, 10-tune forward, volume up, volume down, repeat play, random play and device selection.
- 12. LED controller
 - Controls 7 types of LED outputs: play/pause, error, memory accessing, random playing, repeat playing, USB selection and SD selection
- 13. Control from the master microcomputer
 - · Control from the master microcomputer is enabled using the I²C interface.
 - Through the command operations, the following can be controlled: play, pause, stop, tune forward, tune backward, fast forward playing, fast backward playing, folder forward, folder backward, 10-tune forward, 10-tune backward, volume up, volume down, device selection, volume setting, repeat selection, random play, digital audio output setting, sound effect setting, resume data setting and direct tune selection data setting.
 - Controls the following: playing status output, pause, stop, searching, error, folder number, file number within folder, play time information, number of total folders, number of total files, name of folder being played, name of file being played, ID3TAG (title, artist and album), WMATAG (title, artist and album), AACTAG (title, artist and album), resume data and direct tune selection data (MODE3).
- 14. Function selection
 - · Selects MODE1 or MODE2/3 (SEL_SLAVE=H: MODE1, L: MODE2/3).
 - · Selects MPEG Audio Layer (SEL_MP3=H: play MP3 only, L: play MP1/MP2/MP3)
 - Digital audio output selection (SEL_DOUT=H: output OFF, L: output ON)
 - Sound volume operation selection (SEL_VOL=H: volume adjustable, L: volume not adjustable MAX output)
 - · Selects operation at power ON to check device (SEL_APLAY=H: stop, L: play). *Enabled in MODE 1 only.
 - · Selects MODE2 or MODE3 (SEL_SMAN=H: MODE2, L: MODE3). *Enabled in MODE 2/3 only.
- 15. File Read function in USB memory
 - The specified data of file that exists in the root folder of the USB memory reading is possible.
 - * The file name corresponds only by 8.3 forms. (The wild-card cannot be used.)

• Absolute maximum ratings $(Ta = 25^{\circ}C)$

Parameter	Symbol	Limits	Unit	Comment
Supply voltage(Analog, I/O)	VDD1MAX	-0.3 to 4.5	V	DVDDIO, VDD_PLL, DAVDD, AVDDC
Input voltage	VIN	-0.3 to VDD1 + 0.3	V	
Storage temperature range	TSTG	-55 to 125	S	
Operating temperature range	TOPR	-40 to 85	°C	
Power dissipation *1	PD	750	mW	

*1 : In the case of use at Ta=25°C or more, 7.5mW should be reduced per 1°C.

Radiation resistance design is not arranged.

• Operating conditions $(Ta = 25^{\circ}C)$

• • • • • • • • • • • • • • • • • • •	,			
Parameter	Symbol	Limits	Unit	Comment
Supply voltage(Analog, I/O)	VDD1	3.0 to 3.6	V	DVDDIO,VDD_PLL,
				DAVDD, AVDDC

Electrical characteristics

(Unless specified, Ta=25°C, VDD1=3.3V, DVSS=AVSSC=VSS_PLL=DAVSS=0V, XIN_PLL=16.9344MHz)

Parameter	Symbol		Limits		Unit	Condition
Falameter	Symbol	MIN.	TYP.	MAX.	Unit	Condition
<total></total>						
Circuit current (VDD1	IDD1USB1	-	65	80	mA	*1 When USB memory is
USB1)						played.
Circuit current (VDD1 SD1)	IDD1SD1	-	35	50	mA	*1 When SD card is played.
<digital block=""></digital>						· · · ·
H-Level input voltage	VIH	VDD1*0.7	_	VDD1	V	*3
L-Level input voltage	VIL	DVSS	_	VDD1*0.3	V	*3
H-Level output voltage1	VOH1	VDD1-0.4	_	VDD1	V	IOH=-1.6mA, *4
L-Level output voltage1	VOL1	0		0.4	V	IOL=1.6mA. *4
H-Level output voltage2	VOH2	VDD1-0.4	_	VDD1	V	IOH=-3.6mA, *5
L-Level output voltage2	VOL2	0		0.4	V	IOL=3.6mA, *5
H-Level output voltage3	VOH3	VDD1-0.4	_	VDD1	V	IOH=-0.6mA, *6
L-Level output voltage3	VOL3	0	_	0.4	V	IOL=0.6mA, *6
H-Level output voltage4	VOH4	VDD1-1.0	_	VDD1	V	IOH=-0.6mA, *7
L-Level output voltage4	VOL4	0	_	1.0	V	IOL=0.6mA, *7
<usb-host></usb-host>						1
H-Level input voltage	VIHUSB	VDD1*0.6	_	VDD1	V	*8
L-Level input voltage	VILUSB	AVSSC	_	VDD1*0.3	V	*8
Output impedance(H)	ZOH	22.0	45.0	60.0	Ω	*8
Output impedance(L)	ZOL	22.0	45.0	60.0	Ω	*8
H-Level output voltage	VOHUSB	VDD1-0.5	_	VDD1	V	*8
L-Level output voltage	VOLUSB	0	_	0.3	V	*8
Rise/Fall time	Tr/Tf	_	11	_	ns	*8, Output capacity 50pF
Voltage of crossing point	VCRS	_	VDD1/2	_	V	*8, Output capacity 50pF
Range of differential input	VDIFF	0.8	_	2.5	V	*8
Differential input sensitivity	VSENS	0.2	_	—	V	*8
Pull-down resistance	RPD	14.25	15.0	24.8	kΩ	*8
<audio dac=""></audio>	-					
Distortion rate	THD	—	0.02	—	%	1kHz, 0dB, sine, *9
<u> </u>	DR	_	88	—	dB	1kHz, -60dB, sine, *9
Dynamic range	j					
Dynamic range S/N ratio	S/N	_	96	—	dB	*9

*1 3.3V system I/O, Analog Power supply(VDD1), 1kHz, 0dB, sine-wave playing *3 1-7, 9-17, 19-20, 25-26, 28-30, 40, 49-52, 56, 58-61, 63 pin

*4 8, 10-11, 14-16, 48-55 pin

*5 13 pin

*6 21-23, 26 pin

*7 41 pin

*8 33, 34 pin *9 44, 46 pin

www.rohm.com © 2012 ROHM Co., Ltd. All rights reserved. TSZ22111 · 15 · 001

Application Information

1. Clock and reset

Clock

,	IUUK			
	Signal name I/O		Function	Remarks
	XIN_PLL	Ι	X'tal (16.9344 MHz) connection input terminal	
	XOUT_PLL	0	X'tal (16.9344 MHz) connection terminal	

Reset

	-			
Sig	gnal name	I/O	Function	Remarks
R	RESETX	Ι	System reset input terminal	

To disable a reset signal, continue L input for more than 5 us after all of the supply voltage reach the specified value and clock input from the oscillation I/O terminal becomes stable. (See Figure 6.)




Figure 6 Reset Timing

lte ere	Currente e l		Specification		فأحدل	Demerike
Item	Symbol	min	typ	max	Unit	Remarks
Clock frequency	f _{CLK}	16.9302	16.9344	16.9386	MHz	
Reset L interval	t _{RSTX}	5	-	-	us	

2. SEL_SLAVE

MODE1/MODE2, 3 selection input signal

Signal name	I/O	Function	Remarks
SEL_SLAVE	Ι	Selects MODE1 or MODE2, 3.	H: MODE1, L: MODE2, 3

SEL_SLAVE selects MODE1 (STAND ALONE MODE) or MODE 2/3 (SLAVE MODE).

By selecting SEL_SLAVE, SLAVE mode terminal setting is enabled.

SEL_SLAVE is set only at power ON. Note that change of selection after power ON is ignored.

3. SEL_MP3

MPEG Audio Layer 1, 2, 3 play selection signal

Signal name	gnal name I/O Function		Remarks
SEL_MP3	I	MPEG Audio Layer selection	H: Can play MP3 only.L: Can play MP1, MP2 and MP3.

SEL_MP3 allows you to select the layer of the MPEG audio to be played. When enabling all the files having mp1, mp2 or mp3 as the file extension to be played, enter L. When enabling mp3 only, enter H. SEL_MP3 is set only at power ON. Note that change of election after power ON is ignored.

4. SEL_DOUT

Audio output selection signal

Signal name	I/O	Function	Remarks
SEL_DOUT	Ι	Audio output selection	H: Line output, L: Digital output(I ² S, SPDIF)

This SEL_DOUT selects audio output signal.

Table 1. "Audio output" shows the audio outputs for each MODE.

Also table 2. "I²S_fs" shows the I²S output formats for each MODE.

For command, see Chapter VII

"TEST terminal" needs to be pull-up to 3.3V power supply.

Table 1. Audio output

			MO	DE1						MODE2,3	}				
Pin No.	SEL DOUT=H			SEL DOUT=L			SEL DOUT=H			SEL_DOUT=L					
Pin No.	3LL_DOUT	-11		3LL_D001	-L		3LL_0001	-11	I2S					DIF ON	
	function I/O PU function I/O PU		function	I/0	PU	function	I/0	PU	function	I/0	PU				
44	Line Out Rch	0	OFF	HiZ	0	OFF	Line Out Rch	0	OFF	HiZ	0	OFF	HiZ	0	OFF
46	Line Out Lch	0	OFF	HiZ	0	OFF	Line Out Lch	0	OFF	HiZ	0	OFF	HiZ	0	OFF
53	LED_ACCESS	0	OFF	I2S LR CLOCK	0	OFF	TEST terminal	Ι	ON	I2S LR CLOCK	0	OFF	SPDIF	0	OFF
54	LED_RANDOM	0	OFF	I2S BIT CLOCK	0	OFF	TEST terminal	Ι	ON	I2S BIT CLOCK	0	OFF	TEST terminal	Ι	OFF
55	LED_REPEAT	0	OFF	I2S LRDATA	0	OFF	TEST terminal	Ι	ON	I2S LRDATA	0	OFF	TEST terminal	Ι	OFF

*PU···Pull-Up

Table 2. I²S_fs

MODE1	32fs
MODE2/3	Can select 32fs, 48fs, 64fs by command.

SEL_DOUT is set only at power ON. Note that change of selection after power ON is ignored.

5. SEL_VOL

Sound volume operation selection signal

Signal name	I/O	Function	Remarks
SEL_VOL	I	Sound volume operation	H: Sound volume operation enabled, L: Sound volume operation disabled

SEL_VOL selects whether sound volume operation is to be enabled or disabled.


Sound volume operation is enabled when SEL_VOL=H.


Initial value of audio output is -24.1dB at power ON.

Sound volume operation is disabled when SEL_VOL=L. Audio output is fixed to 0dB.

Figure 7 shows the relationship between audio output and sound volume step.

SEL_VOL is set only at power ON. Note that change of selection after power ON is ignored.





6. SEL_APLAY

Auto play selection signal at power ON/device recognition

Signal name	I/O	Function	Remarks				
SEL_APLAY	Ι	Auto play selection signal at device recognition	H: Stop after recognizing device, L: Play after recognizing device				

SEL_APLAY selects whether the audio data in the memory is to be automatically played when a memory device (USB memory or SD card) is inserted at power ON or when the system recognizes the memory device inserted. SEL_APLAY can be selected only in MODE1. Since selection of SEL_APLAY is ignored in MODE2/3, select it from Pull-up. When MODE2/3 is selected, audio data is halted after the system recognizes a device.

7. SEL_UTPKT

USB test packet

000 1001	puon		
Signal name I/O		Function	Remarks
SEL_UTPKT	Ι	USB test packet send	H: Disabled, L: USB test packet send

A test packet signal is output from USB_DP terminal or USB_DM terminal when L is set to SEL_UTPKT at power ON.

Once enabled, SEL_UTPK keeps that state regardless of operation modes and sends out a test packet. A test packet signal is continuously output until power turns OFF. Use SEL_UTPKT when evaluating the USB terminal. In other cases, use it from Pull-up.

8. Audio line output

Audio line output

Signal name	I/O	Function	Remarks
LDACO	0	Lch audio line output	-
RDACO	0	Rch audio line output	-

These signals are decoded MP3 music audio data line outputs.

They turn ON when the line output is selected by SEL_DOUT terminal.

Sample rate converter converts the sample rate 48kHz and 32kHz to 44.1kHz and outputted.

9. MUTE control output

Audio MUTE

Signal name I/O Function		Function	Remarks					
AMUTE	0	Audio mute control terminal	H: At audio output, L: At mute					

This terminal outputs H at audio output and L at mute.

This signal can be used as flag for external amplifier when mute audio output at power ON or FF/FB (silence). Figure 8 shows the operation waveform.




Figure 8 Waveform at Audio Mute

10. KEY input format

3x4 matrix command input

Signal name	I/O	Function	Remarks
KEY_ROW1	Ι		-
KEY_ROW2	Ι		-
KEY_ROW3	Ι		-
KEY_ROW4	Ι	KEY matrix I/O signal	-
KEY_COL1	0		-
KEY_COL2	0		-
KEY_COL3	0		-

Configure a circuit for the matrix signals terminals for KEY commands as shown in the applied circuit diagram figure 9.

The operation corresponding to the key pressed over the circuit is performed.

Details of each operation are explained in Chapter 21.




Figure 9 KEY Matrix Applied Circuit Diagram

11. I²C interface format

I²C serial interface


Signal name	I/O	Function	Remarks				
SCL	Ι	I ² C interface clock input	-				
SDA	I/O	I ² C interface data I/O	-				
A0	Ι	Slave address selection terminal	Slave address [0] bit setting terminal				
A1	Ι	Slave address selection terminal	Slave address [1] bit setting terminal				

This is an I²C serial interface terminal. By inputting L to SEL_SLAVE terminal, the interface terminal becomes enabled.

The terminal supports slave I²C operation.

11.1 I²C protocol


When I²C bus is in IDLE, SDA and SCL are set to H by the external Pull-up resistance. When starting communications, the master sets SDA to L while SCL is set to H (Start condition). When ending communications, the master sets SDA to H while SCL is set to H (Stop condition). During transfer, SDA is changed only when SCL is set to L. Figure 10 shows Start condition, Stop condition of I²C.





11.2 Slave address

An I²C bus slave address corresponds to the 7-bit addressing mode. As shown in Table 3., you can select the slave address using input of A0 terminal and A1 terminal. Figure 11 shows the slave address transfer format.





MSB A6	A5	A4	A3	A2	A1 terminal	LSB A0 terminal	
1	0	0	0	0	0	0	
1	0	0	0	0	0	1	
1	0	0	0	0	1	0	
1	0	0	0	0	1	1	

Table 3. Settable Slave Addresses

11.3 Write protocol from master

To send a master command using an l^2C bus, follow the transfer protocol shown in Figure 12. For details on each command, see Chapter of "Command operation".

S Slave Address	R/W	Α	Data(8bit)	Α	Data(8bit)	A	Data(8bit)	A/Ā	Ρ
"	l 0"(writ	e)							
From Master to Slav		Ā = N S = S	cknowledge(lo Acknowled tart Condition top condition	ge(SE 1	,				

Figure 12 Command send protocol


11.4 Read protocol to master

To send reception data using an I²C bus from the slave to the master, follow the transfer protocol shown in Figure 13. First, transfer the status read command (step1). Then, input SCL clock of required bytes in step 2 to read the status.

When the device is BUSY at reception of device status or memory data, the I²C bus may possibly be occupied by the device during BUSY. This LSI transfers the bus to the master so as not to generate such bus occupation. However, as a BUSY state still exists inside of the system, appropriate data may not be transferred during BUSY. Therefore, the first byte of transfer data (Step2) is used to judge the transfer data is enabled/disabled. When specifying addresses from the master to the slave and the first byte of the transfer data immediately after data transfer is required is 0x00, transfer data from the slave is enabled. If the first byte is 0xFF, it shows the BUSY state. Therefore, the transfer data should be disabled. If this happens, retry command transfer at Step 1 to read out the status.

Figure 14 shows the relationship between the transfer data and BUSY.

* For further information on BUSY, see Chapter 17.



11.5 I²C Bus line electrical specification and timing

SDA and SCL bus-line characteristic (Unless specified, Ta=25°C, VDD1=3.3V)


	Parameter	Code	Min.	Max.	Unit					
1	SDA, SCL H input voltage	VIH	VDD*0.7	VDD	V					
2	SDA, SCL L input voltage	VIL	DVSS	VDD*0.3	V					
3	SDA H output voltage	VOH	VDD-0.4	VDD	V					
4	SDA Loutput voltage	VOL	0	0.4	V					
5	SCL clock frequency	fSCL	0	400	kHz					
6	Bus-free-time between "Stop" condition and		1.0	_						
0	"Start" condition	tBUF	1.3		us					
7	Hold time for "Start" condition	+UD.CTA	0.6							
1	After this, the first clock pulse is generated.	tHD;STA	0.0		us					
8	LOW status hold-time of SCL clock	tLOW	1.3	—	us					
9	HIGH status hold-time of SCL clock	tHIGH	0.6	—	us					
10	Data-hold-time	tHD;DAT	0*	—	us					
11	Date-setup-time	tSU;DAT	100	_	ns					
12	Rising time of SDA and SCL signal	tR	20+0.1*Cb	300	ns					
13	Fall time of SDA and SCL signal	tF	20+0.1*Cb	300	ns					
14	Setup time of "Stop" condition	tSU;STO	0.6	_	us					
15	Capacitive load of each bus-line	Cb	_	400	pF					

The above-mentioned numerical values are all the values corresponding to $V_{\text{IH}\,\text{min}}$ and $V_{\text{IL}\,\text{max}}$ level.

*To exceed an undefined area on falling edged of SCL, transmission device should internally offer the hold-time of 300ns or more for SDA signal (V_{IH min} of SCL signal).

Because the "Repeated Start" condition to send "Start" condition without sending "Stop" condition doesn't correspond, after sending "Start" condition, always send "Stop" condition.

Neither terminal SCL nor terminal SDA correspond to 5V tolerant.





12. I²S format 12C formet

I'S forma	t		
Signal name	I/O	Function	Remarks
LRCK	0	I ² S Bit clock output (fs=44.1kHz)	-
BCK	0	I ² S Bit clock output	-
DATA	0	I ² S data output	-

This is digital audio interface terminal. By inputting L to SEL_DOUT terminal, the interface terminal becomes enabled. When selecting the I²S digital audio output, the output format varies depending on MODE. MODE2 allows you to select 32fs, 48fs or 64fs. *See Chapter 4.

Figures 16, 17 and 18 show the I²S format to be output.




Figure 18 I²S Output Timing (64fs)

12.1 I ² S Timing 48fs I ² S format (Unless specified, Ta=	25°C, VDD1=3.3	V, Load : 20pF	.)		
Parameter	Symbol	Min	Тур	Max	unit
BCK Clock Frequency	Tbck	-	472.4	-	ns
BCK Low time	Tbck1	216	236	-	ns
BCK High time	Tbck2	216	236	-	ns
LRCK Clock Frequency	Tlrck	-	44.1	-	kHz
LRCK Output delay	Tlrck1	-20	0	20	ns
DATA Output delay	Tda1	-20	0	20	ns
Output High Voltage	Voh	VDD1-0.4	-	-	V
Output Low Voltage	Vol	-	-	0.4	V




Figure 19 Timing chart

13. SPDIF format

SPDIF for	rmat		
Signal name	I/O	Function	Remarks
SPDIF	0	SPDIF output	-

SPDIF output becomes enabled by setting SEL_DOUT terminal to L and setting this condition using the I²C command.

Figure20 shows the SPDIF digital audio signal output format.




Figure 20 SPDIF Output Format

A sub-frame of SPDIF is composed of synchronous preamble, 16-bit audio data, V bit (validity flag), U bit (user data), C bit (channel status) and P bit (parity bit).

Output rate is fixed to 1X speed.

SPDIF outputs synchronous preamble (source code 0-3) as it is and others (source code 4-31) as bi-phase output. It outputs L while the operation is stopped.

Synchronous preamble and C bit use 32 frames (≈4.4ms) as one cycle. Table 4. and Table 5 show these formats. V bit is fixed to L. U bit uses 98 frames (≈13.3ms) as one cycle.

ſ		L0	R0	L1	R1	L2	R2	L3	R3	L4	R4	L5	R5
	0	В	W	М	W	М	W	М	W	М	W	М	W
	1	М	W	М	W	М	W	М	W	М	W	М	W
ſ	:	•	:	:	:	:	:	:	:	:	:	•	•••
	31	М	W	М	W	М	W	М	W	М	W	М	W

Table 4.	Synchronous	Preamble	Pattern
14010 11	e y normono de	1 Iounioio	i alloini

	L0	R0	L1	R1	L2	R2	L3	R3	L4	R4	L5	R5
0	()	()	0		0		0		0	
1	(C	()	-	1	0		0		0 0	
2	0		()	()	0		0		0	
3	0		()	1	0	0 1		0		0	
4	(C	()	0		0		0		0	
5	(C	()	()	(0		0)
:	:				:		:		:		:	
31	0		()	()	()	()	()

Table 5. C Bit Format

Table 6. U Bit Format

	L0	R0	L1	R1	L2	R2	L3	R3	L4	R4	L5	R5
0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	0	0	0
2	1	0	0	0	0	0	0	0	0	0	0	0
3	1	0	0	0	0	0	0	0	0	0	0	0
:	:	:	:	:	:	:	:	:	:	:	:	:
97	1	0	0	0	0	0	0	0	0	0	0	0

P bit is set to 1 if the number of "1s" of source codes 4-30 is odd, and set to 0 if the number is even. Therefore, the number of source codes which turn to 1 for one data must be an odd value, SPDIF ends with L output and preamble output always starts in the same direction.

13.1 SPDIF Timing

(Unless specified, Ta=25°C, VDD1=3.3V, Load : 20pF)

Parameter	Symbol	Min	Тур	Max	unit
SPDIF Clock Frequency	Tck	-	2.822	-	MHz
SPDIF Clock High time	Tck1	150	177	-	ns
SPDIF Clock Low time	Tck2	150	177	-	
Output High Voltage	Voh	VDD1-0.4	-	-	V
Output Low Voltage	Vol	-	-	0.4	V




Figure 21 Timing chart

14. USB I/F

USB I/O I/F

0001/01	/1		
Signal name	I/O	Function	Remarks
USB_DP	I/O	USB D+I/O terminal	-
USB_DM	I/O	USB D-I/O terminal	-
REXTI	0	USB bias resistance connection terminal	Connect resistance of $12k\Omega \pm 1\%$ to GND.

Differential signals of USB_DP and USB_DM enable communications with USB devices. REXTI terminals become bias resistance connection terminals of the USB-PHY block.

15. SD I/F

SPI interface for SD memory card I/F

0										
Signal name	I/O	Function	Remarks							
SD_CS	0	SPI chip select	-							
SD_CLK	0	SPI clock	-							
SD_DI	0	SPI data input	-							
SD_DO	Ι	SPI data output	-							
SD_CON	Ι	SD card connect detection terminal	H: Not detecting SD card connection. L: Detecting SD card connection.							

These I/F enable communication with SD memory cards through SD memory card slots.

Since SD memory card slot requires detecting insertion of SD memory card, use of slot equipped with SD memory card detecting terminal and connection to SD_CON terminal are required.

SD_CON terminal is pulled up within the device and detects SD memory card connection by L input.

15.1 SD I/F Timing

(Unless specified, Ta=25°C, VDD1=3.3V, Load : 20pF,10kΩ)

Parameter	Symbol	Min	Тур	Max	unit
SD_CS Setup time	Tcss	-	0.25	-	us
SD_CS Hold time	Tcsh	-	1.15	-	us
SD_CLK Clock Frequency	Tclk	-	4.23	-	MHz
SD_DI Output delay	Tod	-20	-	20	ns
SD_DO Data in Setup time	Tds	20	-	-	ns
SD_DO Data in Hold time	Tdh	120	-	-	ns
Output High Voltage	Voh	0.625*VDD1	-	-	V
Output Low Voltage	Vol	-	-	0.25*VDD1	V




Figure 22 Timing chart of SPI for SD memory card

16. MCHNG

Playing sound tune number detection output

Signal name	I/O	Function	Remarks
MCHNG	0	Music tune number change detection output signal	H: Playing, L: Tune completed/stopped

This signal outputs change of file to be played during playing MP3 file in the memory device. MCHNG correctly outputs "H" during MP3 decode sequence, outputs "L" during "STOP" status. Connect it to the interruption port of the microcomputer.

17. BUSY

BUSY state detection output

Signal name	I/O	Function	Remarks
BUSY	0	BUSY state detection output signal	H: Busy, L: Not Busy

This signal outputs to indicate that this LSI is in BUSY.

BUSY signal analyzes commands from the master and outputs H until the operation is executed.

This LSI ignores command input during BUSY. However, only the ABORT and STOP commands can be accepted even during BUSY, which can be executed. *See Chapter 11.

18. IRPTO

CONFIG outputs it for two more device connection state detection.

Signal name	I/O	Function	Remarks	
IRPTO	0	USB CONFIG outputs it for two more device connection state detection.	H: Detection , L: Undetection.	

When the USB device is chosen, output it to show that the USB device that two USB CONFIGURATION DESCRIPTOR or more has in this LSI is connected. The timing of an output is dependent on the connected USB device.

19. TEST terminal

By the terminal setting of TEST15, TEST16 and TEST17, It is possible to following function.

TEST15	TEST16	TEST17	Function	
Н	Н	Н	Full function effective	
L	L	L	Only WMA and MP3 can play-back. The AAC file is disregarded. *1	
Н	L	L	The IRPTO function is invalidated. *2	

*1 Except for BU94601KV

*2 Only BU94604BKV

20. File detection

- 20.1 Function
 - This function supports FAT16 and FAT32 file systems. (It does not support NTFS and FAT12.)
 - · The maximum number of playable files per folder

		[]
	Root folder	Sub folder
FAT16	512	65534
FAT32	65535	65534

Table 7. Maximum Number of Playable Files

The number of files described above contains unsupported files and folders. If unsupported files and folders exit within the folder and exceed the maximum number, all the supported files may not be played.

- Files less than 100 can be sorted by UNICODE in the FAT order within the folder. Files over 100 are sorted in the FAT order. Also, the folders can be sorted in the same manner and those over 100 are sorted in the FAT order.
- The searchable folder hierarchy is of 8 layers containing the root folder. Figure 23 shows an example of memory layers.




Figure 23 Example of Memory Layers