



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



MAX 108 segments (SEG27×COM4)

Standard LCD Segment Drivers

BU9795AFV-LB

This is the product guarantees long time support in Industrial market.

Features

- Long Time Support Product for Industrial Applications.
- Integrated RAM for Display Data (DDRAM) : 35 × 4bit
- LCD Drive Output : 4 Common Output, 27Segment Output
- Integrated Buffer AMP for LCD driving
- Integrated Oscillator Circuit
- No External Components
- Low Power Consumption Design

Applications

- Industrial Equipment
- Telephone
- FAX
- Portable Equipment (POS, ECR, PDA etc.)
- DSC
- DVC
- Car Audio
- Home Electrical appliance
- Meter Equipment
- Etc.

Key Specifications

- Supply Voltage Range: +2.5V to +5.5V
- Operating Temperature Range: -40°C to +85°C
- Max Segments:BU9795AFV-LB 108 Segments
- Display Duty: 1/4
- Bias: 1/2, 1/3 Selectable
- Interface: 3wire Serial Interface

Package

W (Typ.) x D (Typ.) x H (Max.)



Typical Application Circuit




Figure 1. Typical application circuit

○Product structure : Silicon monolithic integrated circuit ○This product has no designed protection against radioactive rays.

Block Diagrams / Pin Configurations / Pin Descriptions

BU9795AFV-LB




Figure 2. Block Diagram




Figure 3. Pin Configuration (TOP VIEW)

Table 1 Pin Description

Pin Name	Pin No.	I/O	Function
INHb	36	I	Input terminal for turn off display H : turn on display L : turn off display
TEST	35	I	Test input (ROHM use only) Must be connected to VSS
OSCIN	31	I	External clock input Ext. clock and Int. clock can be changed by command. Must be connected to VSS when using internal oscillation circuit.
SD	34	I	Serial data input
SCL	33	I	Serial data transfer clock
CSB	32	I	Chip select : "L" active
VSS	30		GND
VDD	29		Power supply
VLCD	28	I	Power supply for LCD driving
SEG4 to 30	1 to 23, 37 to 40	O	SEGMENT output for LCD driving
COM0 to 3	24 to 27	O	COMMON output for LCD driving

Absolute Maximum Ratings (VSS=0V)

Parameter	Symbol	Ratings	Unit	Remark
Power Supply Voltage1	VDD	-0.5 to +7.0	V	Power supply
Power Supply Voltage2	VLCD	-0.5 to VDD	V	LCD drive voltage
Power Dissipation	Pd	0.7	W	When use more than Ta=25°C, subtract 7mW per degree (BU9795AFV-LB) (Package only)
Input Voltage Range	VIN	-0.5 to VDD+0.5	V	
Operational Temperature Range	Topr	-40 to +85	°C	
Storage Temperature Range	Tstg	-55 to +125	°C	

Caution: Operating the IC over the absolute maximum ratings may damage the IC. The damage can either be a short circuit between pins or an open circuit between pins and the internal circuitry. Therefore, it is important to consider circuit protection measures, such as adding a fuse, in case the IC is operated over the absolute maximum ratings.

Recommended Operating Conditions (Ta=-40°C to +85°C, VSS=0V)

Parameter	Symbol	Ratings			Unit	Remark
		Min	Typ	Max		
Power Supply Voltage1	VDD	2.5	-	5.5	V	Power supply
Power Supply Voltage2	VLCD	0	-	VDD -2.4	V	LCD drive voltage

(Note) Please use VDD-VLCD≥2.4V condition.

Electrical Characteristics

DC Characteristics (VDD=2.5V to 5.5V, VSS=0V, Ta=-40°C to +85°C, unless otherwise specified)

Parameter	Symbol	Limits			Unit	Conditions	
		Min	Typ	Max			
"H" Level Input Voltage	VIH	0.7VDD	-	VDD	V		
"L" Level Input Voltage	VIL	VSS	-	0.3VDD	V		
"H" Level Input Current	IIH	-	-	1	μA		
"L" Level Input Current	IIL	-1	-	-	μA		
LCD Driver on Resistance	SEG	RON	-	3.5	-	kΩ	Iload=±10μA
	COM	RON	-	3.5	-	kΩ	
VLCD Supply Voltage	VLCD	0	-	VDD -2.4	V	VDD-VLCD≥2.4V	
Standby Current	Ist	-	-	5	μA	Display off, Oscillator off	
Power Consumption1	IDD1	-	12.5	30	μA	VDD=3.3V, Ta=25°C, Power save mode1, FR=70Hz 1/3 bias, Frame inverse	
Power Consumption2	IDD2	-	20	40	μA	VDD=3.3V, Ta=25°C, Normal mode, FR=80Hz 1/3 bias, Line inverse	

Electrical Characteristics - continued

Oscillation Characteristics (VDD=2.5V to 5.5V, VSS=0V, Ta=-40°C to +85°C)

Parameter	Symbol	Limits			Unit	Conditions
		Min	Typ	Max		
Frame Frequency	f _{CLK}	56	80	104	Hz	FR = 80Hz setting
Frame Frequency1	f _{CLK1}	70	80	90	Hz	VDD=3.5V, 25°C

MPU interface Characteristics (VDD=2.5V to 5.5V, VSS=0V, Ta=-40°C to +85°C)

Parameter	Symbol	Limits			Unit	Conditions
		Min	Typ	Max		
Input Rise Time	t _r	-	-	80	ns	
Input Fall Time	t _f	-	-	80	ns	
SCL Cycle Time	t _{SCYC}	400	-	-	ns	
"H" SCL Pulse Width	t _{SHW}	100	-	-	ns	
"L" SCL Pulse Width	t _{SLW}	100	-	-	ns	
SD Setup Time	t _{SDS}	20	-	-	ns	
SD Hold Time	t _{SDH}	50	-	-	ns	
CSB Setup Time	t _{CSS}	50	-	-	ns	
CSB Hold Time	t _{CSH}	50	-	-	ns	
"H" CSB Pulse Width	t _{CHW}	50	-	-	ns	




Figure 4. Interface Timing

I/O Equivalence Circuit






Figure 5. I/O equivalence circuit

Example of Recommended Circuit

<BU9795AFV-LB>



Using internal oscillator circuit mode



Using external oscillator mode

Figure 6. BU9795AFV example recommended circuit

Function Description

Command and data transfer method

3-SPI (3wire Serial interface)

This device is controlled by 3-wire signal (CSB, SCL, and SD).

First, Interface counter is initialized with CSB="H", and CSB="L" makes SD and SCL input enable.

The protocol of 3-SPI transfer is as follows.

Each command starts with Command or Data judgment bit (D/C) as MSB data, followed by D6 to D0 during CSB = "L".

(Internal data is latched at the rising edge of SCL, it is converted to 8bits parallel data at the falling edge of 8th CLK.)




Figure 7. 3-SPI Command/Data transfer format

Command transfer method


After CSB="H"→"L", 1st byte is always a command input.

MSB of the command input data will be judged that the next byte data, it is a command or display data (This bit is called "command or data judgment bit").

"command or data judgment bit").

When set "command or data judge bit"='1', next byte will be (continuously) command.

When set "command or data judge bit"='0', next byte data is display data.



Once it becomes display data transfer condition, it will not be back to command input condition even if D/C=1.

So if you want to send command data again, please set CSB="L"→"H".

(CSB "L"→"H" will cancel data transfer condition.)

Command transfer is done by 8bits unit, so if CSB="L"→"H" with less than 8bits data transfer, command will be cancelled.

It will be able to transfer command with CSB="L" again.

In Case Of Command Transfer




Figure 8. Command transfer format

OSCILLATOR

There are two kinds of clock for logic and analog circuit; from internal oscillator circuit or external clock input. If internal oscillator circuit will be used, OSCIN must be connected to VSS.

(Note) When you use external clock, execute ICSET command and connect OSCIN to external clock.




Figure 10. Internal oscillator circuit mode




Figure 11. External clock mode

LCD Driver Bias Circuit

This LSI generates LCD driving voltage with on-chip Buffer AMP. And it can drive LCD at low power consumption. 1/3 and 1/2Bias can be set in MODESET command. Line and frame inversion can be set in DISCTL command. Refer to "LCD driving waveform" about each LCD driving waveform.

Blink timing generator

This device has Blinking function. This LSI is able to set blink mode with BLKCTL command. Blink frequency varies widely by characteristic of fCLK, when internal oscillation circuit. Refer to Oscillation Characteristics for more details on fCLK.

Reset (initial) condition

Initial condition after execute SOFTWARE RESET is as follows.

- Display is OFF.
- DDRAM address is initialized (DDRAM Data is not initialized).

Refer to Command Description about initialize value of register.

Command / Function List

Description List of Command / Function

No.	Command	Function
1	Mode Set (MODESET)	Set LCD drive mode
2	Address Set (ADSET)	Set LCD display mode 1
3	Display Control (DISCTL)	Set LCD display mode 2
4	Set IC Operation (ICSET)	Set IC operation
5	Blink Control (BLKCTL)	Set blink mode
6	All Pixel Control (APCTL)	Set pixel condition

Detailed Command Description

D7 (MSB) is bit for command or data judgment.
 Refer to Command and data transfer method.

C : 0 : Next byte is RAM write data.
 C : 1 : Next byte is command.

(1) Mode Set (MODE SET)

MSB				LSB			
D7	D6	D5	D4	D3	D2	D1	D0
C	1	0	*	P3	P2	*	*

(* : Don't care)

Set display ON and OFF

Setting	P3	Reset initialize condition
Display OFF(DISPOFF)	0	○
Display ON(DISPON)	1	

Display OFF : Regardless of DDRAM data, all SEGMENT and COMMON output will be stopped after 1 frame of data write. Display OFF mode will be finished by Display ON.

Display ON : SEGMENT and COMMON output will be active and start to read the display data from DDRAM.

(Note) It is not synchronize with display frame, when it will be controlled display ON/OFF with INHb terminal.

Set bias level

Setting	P2	Reset initialize condition
1/3 Bias	0	○
1/2 Bias	1	

Refer to LCD driving waveform.

(2) Address set (ADSET)

MSB				LSB			
D7	D6	D5	D4	D3	D2	D1	D0
C	0	0	P4	P3	P2	P1	P0

Address data is specified in P [4:0] and P2 (ICSET command) as follows.

	MSB			LSB
Internal register	Address [5]	Address [4]	...	Address [0]
Bit of each command	ICSET [P2]	ADSET [P4]	...	ADSET [P0]

The address is 00h in reset condition. The valid address is 00h to 22h.
 Another address is invalid, (otherwise address will be set to 00h.)
 P2 of ICSET command is only to define either MSB of address is "1" or "0".
 Address counter will be set only when ADSET command is executed.




Figure 12. Address Set sequence

(3) Display control (DISCTL)

MSB				LSB			
D7	D6	D5	D4	D3	D2	D1	D0
C	0	1	P4	P3	P2	P1	P0

Set Frame frequency

Setting	P4	P3	Reset initialize condition
80Hz	0	0	○
71Hz	0	1	
64Hz	1	0	
53Hz	1	1	

(Note) About the characteristics of FR, refer to Oscillation characteristics.

Set LCD drive waveform

Setting	P2	Reset initialize condition
Line inversion	0	○
Frame inversion	1	

Set Power save mode

Setting	P1	P0	Reset initialize condition
Power save mode 1	0	0	
Power save mode 2	0	1	
Normal mode	1	0	○
High power mode	1	1	

(Note) VDD-VLCD≥3.0V is required for High power mode.

(Reference current consumption data)

Setting	Reset initialize condition
Power save mode 1	×0.5
Power save mode 2	×0.67
Normal mode	×1.0
High power mode	×1.8

(Note) Above current consumption data is reference value. It depends on panel load.

(Note) Frame frequency / LCD drive waveform / Power save mode setting will affect display image.
Select the best value in point of current consumption and display image using LCD panel (under real application).

Mode	Screen flicker	Display image / contrast
Frame frequency	○	-
LCD drive waveform	○	○
Power save mode	-	○

(4) Set IC Operation (ICSET)

MSB				LSB			
D7	D6	D5	D4	D3	D2	D1	D0
C	1	1	0	1	P2	P1	P0

P2: MSB data of DDRAM address. Please refer to “ADSET” command.

Setting	P2	Reset initialize condition
Address MSB'0'	0	○
Address MSB'1'	1	

Set Software Reset condition

Setting	P1
No operation	0
Software Reset	1

When “Software Reset” is executed, this LSI will be reset to initial condition.

If software reset is executed, the value of P2 and P1 will be ignored and they will be set initialized condition. (Refer to “Reset initial condition”)

Switch between internal clock and external clock.

Setting	P0	Reset initialize condition
Internal clock	0	○
External clock input	1	

For internal clock : OSCIN is connected to VSS.

For external clock input: Input external clock into OSCIN.

<External Clock Frame frequency calculation>

DISCTL 80Hz select: Frame frequency [Hz] = external clock [Hz] / 512

DISCTL 71Hz select: Frame frequency [Hz] = external clock [Hz] / 576

DISCTL 64Hz select: Frame frequency [Hz] = external clock [Hz] / 648

DISCTL 53Hz select: Frame frequency [Hz] = external clock [Hz] / 768




Figure 13. OSCMODE switching timing

(5) Blink control (BLKCTL)

MSB				LSB			
D7	D6	D5	D4	D3	D2	D1	D0
C	1	1	1	0	*	P1	P0

Set blink condition

Setting (Hz)	P1	P0	Reset initialize condition
OFF	0	0	○
0.5	0	1	
1	1	0	
2	1	1	

(6) All pixel control (APCTL)

MSB						LSB	
D7	D6	D5	D4	D3	D2	D1	D0
C	1	1	1	1	1	P1	P0

All display set ON. OFF

Setting	P1	Reset initialize condition
Normal	0	○
All pixel ON	1	

Setting	P0	Reset initialize condition
Normal	0	○
All pixel OFF	1	

All pixels ON: All pixels are ON regardless of DDRAM data.
 All pixels OFF: All pixels are OFF regardless of DDRAM data.

(Note) All pixels ON/OFF is effective only at the time of "Display ON" status. The data of DDRAM do not change with this command. If both P1 and P0='1', APOFF is selected. APOFF has higher priority than APON.

LCD Driving Waveform

(1/3bias)

Line inversion




Figure 14. Line inversion waveform (1/3bias)

Frame inversion




Figure 15. Frame inversion waveform (1/3bias)

(1/2bias)
Line inversion




Figure 16. Line inversion waveform (1/2bias)

Frame inversion




Figure 17. Frame inversion waveform (1/2bias)

Example of Display Data

If LCD layout pattern is shown as in Figure18, Figure19 and DDRAM data is shown as in Table 2, display pattern will be shown as in Figure 20.




Figure 18. Example COM line pattern




Figure 19. Example SEG line pattern





Figure 20. Example Display pattern

Table 2. DDRAM Data map

	S	S	S	S	S	S	S	S	S	S	S	S	S	S	S	S	S	S	S	S	
	E	E	E	E	E	E	E	E	E	E	E	E	E	E	E	E	E	E	E	E	
	G	G	G	G	G	G	G	G	G	G	G	G	G	G	G	G	G	G	G	G	
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	
COM0	D0	0	1	1	0	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	
COM1	D1	0	0	1	1	1	0	0	1	1	1	1	0	0	0	0	0	0	0	0	
COM2	D2	0	0	0	1	0	1	0	0	1	0	1	0	0	0	0	0	0	0	0	
COM3	D3	0	0	1	1	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	
Address		00h	01h	02h	03h	04h	05h	06h	07h	08h	09h	0Ah	0Bh	0Ch	0Dh	0Eh	0Fh	10h	11h	12h	13h

Initialize Sequence

Please follow sequence below after Power-On to set this device to initial condition.




(Note) Each register value and DDRAM address, DDRAM data are random condition after power on till initialize sequence is executed.

Start Sequence

1. Start sequence example 1

No.	Input	D7	D6	D5	D4	D3	D2	D1	D0	Descriptions
1	Power on									VDD=0 to 5V (Tr=0.1ms)
	↓									
2	wait 100us									Initialize IC
	↓									
3	CSB 'H'									Initialize I/F data
	↓									
4	CSB 'L'									I/F Data transfer start
	↓									
5	ICSET	1	1	1	0	1	*	1	0	Software Reset
	↓									
6	BLKCTL	1	1	1	1	0	*	0	1	
	↓									
7	DISCTL	1	0	1	0	0	1	1	0	
	↓									
8	ICSET	1	1	1	0	1	0	0	0	RAM address MSB set
	↓									
9	ADSET	0	0	0	0	0	0	0	0	RAM address set
	↓									
10	Display Data	*	*	*	*	*	*	*	*	address 00h to 01h
	Display Data	*	*	*	*	*	*	*	*	address 02h to 03h
	⋮									⋮
	Display Data	*	*	*	*	*	*	*	*	address 22h to 00h
	↓									
11	CSB 'H'									I/F Data transfer stop
	↓									
12	CSB 'L'									I/F Data transfer start
	↓									
13	MODESET	1	1	0	*	1	0	*	*	Display ON
	↓									
14	CSB 'H'									I/F Data transfer stop

2. Start sequence example 2



This LSI is initialized with Initialize Sequence. And start to display with DISPON Sequence.
 This LSI will update display data with RAM write Sequence.
 And stop the display with DISPOFF sequence.
 If you want to restart to display, This LSI will restart to display with DISPON Sequence.

Initialize sequence

Input	DATA								Description
	D7	D6	D5	D4	D3	D2	D1	D0	
Power on									IC initialized
wait 100us									I/F initialized
CSB 'H'									
CSB 'L'									
ICSET	1	1	1	0	1	0	1	0	Software Reset
MODESET	1	1	0	0	0	0	0	0	Display OFF
ADSET	0	0	0	0	0	0	0	0	RAM address set
Display Data	*	*	*	*	*	*	*	*	Display data
...									
CSB 'H'									

DISPON sequence

Input	DATA								Description
	D7	D6	D5	D4	D3	D2	D1	D0	
CSB 'L'									
DISCTL	1	0	1	1	1	1	1	1	Display Control
BLKCTL	1	1	1	1	0	0	0	0	BLKCTL
APCTL	1	1	1	1	1	1	0	0	APCTL
MODESET	1	1	0	0	1	0	0	0	Display ON
CSB 'H'									


RAM write sequence

Input	DATA								Description
	D7	D6	D5	D4	D3	D2	D1	D0	
CSB 'L'									
DISCTL	1	0	1	1	1	1	1	1	Display Control
BLKCTL	1	1	1	1	0	0	0	0	BLKCTL
APCTL	1	1	1	1	1	1	0	0	APCTL
MODESET	1	1	0	0	1	0	0	0	Display ON
ADSET	0	0	0	0	0	0	0	0	RAM address set
Display Data	*	*	*	*	*	*	*	*	Display data
...									
CSB 'H'									

DISPOFF sequence

Input	DATA								Description
	D7	D6	D5	D4	D3	D2	D1	D0	
CSB 'L'									
MODESET	1	1	0	0	0	0	0	0	Display OFF
CSB 'H'									


Example of Start Sequence



Cautions on Power ON Condition

This LSI has "P.O.R" (Power-On Reset) circuit and Software Reset function. Please keep the following recommended Power-On conditions in order to power up properly.

Please set power up conditions to meet the recommended t_R , t_F , t_{OFF} , and V_{bot} spec below in order to ensure P.O.R operation.



Recommended condition of t_R , t_F , t_{OFF} and V_{bot}

t_R	t_F	t_{OFF}	V_{bot}
Less than 1ms	Less than 1ms	More than 150ms	Less than 0.1V

Figure 21. Power ON/OFF waveform

If it is difficult to meet above conditions, execute the following sequence after Power-On. Command input is not accepted during power off. It has to take care that software reset is not a perfect substitute to POR function.

(1) CSB="L"→"H" condition





Figure 22. CSB Timing

(2) After CSB"H"→"L", execute Software Reset (ICSET command).

Cautions on Application

In case, BU9795AFV-LB used at VLCD≠VSS, voltage gap occur between SEG line to COM1–3 line at Display off state. Because of this voltage gap, there is possibility to display LCD for a moment. To avoid this phenomenon, please decide VDD and VLCD level to satisfy Voff voltage lower than OFF level (OFF level = 1V at the example explained below).

condition : VDD=5.0V
 VLCD=2.0V
 1/3bias
 DDRAM data ALL "H"
 Frame inversion



Operational Notes

1. Reverse Connection of Power Supply

Connecting the power supply in reverse polarity can damage the IC. Take precautions against reverse polarity when connecting the power supply, such as mounting an external diode between the power supply and the IC's power supply pins.

2. Power Supply Lines

Design the PCB layout pattern to provide low impedance supply lines. Separate the ground and supply lines of the digital and analog blocks to prevent noise in the ground and supply lines of the digital block from affecting the analog block. Furthermore, connect a capacitor to ground at all power supply pins. Consider the effect of temperature and aging on the capacitance value when using electrolytic capacitors.

3. Ground Voltage

Ensure that no pins are at a voltage below that of the ground pin at any time, even during transient condition.

4. Ground Wiring Pattern

When using both small-signal and large-current ground traces, the two ground traces should be routed separately but connected to a single ground at the reference point of the application board to avoid fluctuations in the small-signal ground caused by large currents. Also ensure that the ground traces of external components do not cause variations on the ground voltage. The ground lines must be as short and thick as possible to reduce line impedance.

5. Thermal Consideration

Should by any chance the power dissipation rating be exceeded the rise in temperature of the chip may result in deterioration of the properties of the chip. The absolute maximum rating of the Pd stated in this specification is when the IC is mounted on a 70mm x 70mm x 1.6mm glass epoxy board. In case of exceeding this absolute maximum rating, increase the board size and copper area to prevent exceeding the Pd rating.

6. Recommended Operating Conditions

These conditions represent a range within which the expected characteristics of the IC can be approximately obtained. The electrical characteristics are guaranteed under the conditions of each parameter.

7. Inrush Current

When power is first supplied to the IC, it is possible that the internal logic may be unstable and inrush current may flow instantaneously due to the internal powering sequence and delays, especially if the IC has more than one power supply. Therefore, give special consideration to power coupling capacitance, power wiring, width of ground wiring, and routing of connections.

8. Operation Under Strong Electromagnetic Field

Operating the IC in the presence of a strong electromagnetic field may cause the IC to malfunction.

9. Testing on Application Boards

When testing the IC on an application board, connecting a capacitor directly to a low-impedance output pin may subject the IC to stress. Always discharge capacitors completely after each process or step. The IC's power supply should always be turned off completely before connecting or removing it from the test setup during the inspection process. To prevent damage from static discharge, ground the IC during assembly and use similar precautions during transport and storage.

10. Inter-pin Short and Mounting Errors

Ensure that the direction and position are correct when mounting the IC on the PCB. Incorrect mounting may result in damaging the IC. Avoid nearby pins being shorted to each other especially to ground, power supply and output pin. Inter-pin shorts could be due to many reasons such as metal particles, water droplets (in very humid environment) and unintentional solder bridge deposited in between pins during assembly to name a few.

Operational Notes – continued**11. Unused Input Pins**

Input pins of an IC are often connected to the gate of a MOS transistor. The gate has extremely high impedance and extremely low capacitance. If left unconnected, the electric field from the outside can easily charge it. The small charge acquired in this way is enough to produce a significant effect on the conduction through the transistor and cause unexpected operation of the IC. So unless otherwise specified, unused input pins should be connected to the power supply or ground line.

12. Regarding the Input Pin of the IC

In the construction of this IC, P-N junctions are inevitably formed creating parasitic diodes or transistors. The operation of these parasitic elements can result in mutual interference among circuits, operational faults, or physical damage. Therefore, conditions which cause these parasitic elements to operate, such as applying a voltage to an input pin lower than the ground voltage should be avoided. Furthermore, do not apply a voltage to the input pins when no power supply voltage is applied to the IC. Even if the power supply voltage is applied, make sure that the input pins have voltages within the values specified in the electrical characteristics of this IC.

13. Ceramic Capacitor

When using a ceramic capacitor, determine the dielectric constant considering the change of capacitance with temperature and the decrease in nominal capacitance due to DC bias and others.

14. Area of Safe Operation (ASO)

Operate the IC such that the output voltage, output current, and power dissipation are all within the Area of Safe Operation (ASO).

15. Thermal Shutdown Circuit(TSD)


This IC has a built-in thermal shutdown circuit that prevents heat damage to the IC. Normal operation should always be within the IC's power dissipation rating. If however the rating is exceeded for a continued period, the junction temperature (T_j) will rise which will activate the TSD circuit that will turn OFF all output pins. When the T_j falls below the TSD threshold, the circuits are automatically restored to normal operation.

Note that the TSD circuit operates in a situation that exceeds the absolute maximum ratings and therefore, under no circumstances, should the TSD circuit be used in a set design or for any purpose other than protecting the IC from heat damage.


16. Over Current Protection Circuit (OCP)

This IC incorporates an integrated overcurrent protection circuit that is activated when the load is shorted. This protection circuit is effective in preventing damage due to sudden and unexpected incidents. However, the IC should not be used in applications characterized by continuous operation or transitioning of the protection circuit.

Ordering Information






Marking Diagram



Physical Dimension Tape and Reel Information

Package Name	SSOP-B40
--------------	----------



(UNIT ; mm)

PKG : SSOP-B40

図番 ; EX157-5001

