

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









## Serial EEPROM Standard EEPROM

## WLCSP EEPROM

# BU9832GUL-W (8Kbit)





## General Description

BU9832GUL-W is a serial EEPROM of SPI BUS interface method.

#### Features

- High speed clock action up to 5MHz (Max.)
- Wait function by HOLD terminal.
- Part or whole of memory arrays settable as read only memory area by program.
- 1.8 to 5.5V single power source action most suitable for battery use.
- Page write mode useful for initial value write at factory shipment.
- For SPI bus interface (CPOL, CPHA) = (0, 0), (1, 1)
- Auto erase and auto end function at data rewrite.
- Low current consumption
  - At write action (5V) : 1.5mA (Typ.)
  - At read action (5V) : 1.0mA (Typ.)
  - At standby action (5V): 0.1μA (Typ.)
- Address auto increment function at read action
- Write mistake prevention function
  - > Write prohibition at power on.
  - Write prohibition by command code (WRDI).
  - Write prohibition by WP pin.
  - Write prohibition block setting by status registers (BP1, BP0)
  - Write mistake prevention function at low voltage.
- Compact package
  - $W(Typ.) \times D(Typ.) \times H(Max.)$

: 2.09mm x 1.85mm x 0.55mm

- Data at shipment Memory array: FFh, status register WPEN, BP1, BP0 : 0
- Data kept for 40 years.
- Data rewrite up to 1,000,000times.

#### ●Page write

Product number	Number of pages
BU9832GUL-W	32 Byte

## ●BU9832GUL-W

Type	Capacity	Bit format	Power source voltage	Package
BU9832GUL-W	8Kbit	1K×8	1.8V to 5.5V	VCSP50L2

● Absolute Maximum Ratings (Ta=25°C)

Parameter	Symbol	Ratings	Unit	Remarks
Impressed voltage	Vcc	-0.3 to +6.5	V	
Permissible dissipation	Pd	220(VCSP50L2)	mW	When using at Ta=25°C or higher, 220mW to be reduced per 1°C
Storage Temperature range	Tstg	-65 to +125	°C	
Operating Temperature range	Topr	-40 to +85	°C	
Terminal voltage	_	-0.3 to Vcc+0.3	V	

● Memory cell characteristics (Ta=25°C, Vcc=1.8V to 5.5V)

Parameter	Li	Unit		
Farameter	Min.	Тур.	Max	Ullit
Number of data rewrite times *1	1,000,000	-	-	Times
Data hold years *1	40	_	-	Years

<sup>\*1</sup> Not 100% TESTED

Recommended Operating Ratings

Parameter	Symbol	Ratings	Unit
Power source voltage	Vcc	1.8 to 5.5	V
Input voltage	VIN	0 to Vcc	V

●Input / output capacity (Ta=25°C, frequency=5MHz)

Parameter	Symbol	Limits		Unit	Conditions	
Farameter	Symbol	Min.	Max	Offic	Conditions	
Input capacity *1	C <sub>IN</sub>	-	8	pF	V <sub>IN</sub> =GND	
Output capacity *1	C <sub>OUT</sub>	-	8	pF	V <sub>OUT</sub> =GND	

<sup>\*1 :</sup> Not 100% TESTED

●Electrical characteristics (Unless otherwise specified, Ta=-40°C to +85°C, Vcc=1.8V to 5.5V)

Parameter	Symbol	Limits		Unit	Conditions	
i didilicici	Symbol	Min.	Тур.	Max.	Offic	Conditions
"H" input voltage 1	VIH1	0.7xVcc	_	Vcc+0.3	V	1.8≦Vcc≦5.5V
"L" input voltage 1	VIL1	-0.3	_	0.3xVcc	٧	1.8≦Vcc≦5.5V
"L" output voltage 1	VOL1	0	_	0.4	V	IOL=2.1mA(Vcc=2.5V to 5.5V)
"L" output voltage 2	VOL2	0	_	0.2	٧	IOL=150μA(Vcc=1.8V to 2.5V)
"H" output voltage 1	VOH1	Vcc-0.5	_	Vcc	V	IOH=-0.4mA(Vcc=2.5V to 5.5V)
"H" output voltage 2	VOH2	Vcc-0.2	_	Vcc	V	IOH=-100μA(Vcc=1.8V to 2.5V)
Input leak current	ILI	-1	_	1	μΑ	VIN=0 to Vcc
Output leak current	ILO	-1	_	1	μΑ	Vout=0 to Vcc, CS =Vcc
	ICC1	-	-	1.0	mA	Vcc=1.8V, fSCK=2MHz, tE/W=5ms Byte write, Page write, Write status register
Current consumption at write action	ICC2	_	_	2.0	mA	Vcc=2.5V, fSCK=5MHz, tE/W=5ms Byte write, Page write, Write status register
	ICC3	_	_	3.0	mA	Vcc=5.5V, fSCK=5MHz, tE/W=5ms Byte write, Page write, Write status register
Current consumption	ICC4	-	_	1.5	mA	Vcc=2.5V, fSCK=5MHz Read, Read status register
at read action	d action ICC5 2.0 mA	mA	Vcc=5.5V,fSCK=5MHz Read, Read status register			
Standby current	ISB	_	_	2	μΑ	Vcc=5.5V, CS=HOLD=WP=Vcc SCK=SI=Vcc or=GND,SO=OPEN

## Operating timing characteristics

(Ta=-40°C to +85°C, unless otherwise specified, load capacity  $C_{L1}$ =100pF)

Parameter	Symbol	1.8≤Vcc< 2.5V			2.5≤Vcc< 5.5V			Unit
Parameter	Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.	Uniii
SCK frequency	fSCK	_	_	2	_	_	5	MHz
SCK high time	tSCKWH	200	_	_	85	_	_	ns
SCK low time	tSCKWL	200	_	_	85	_	_	ns
CS high time	tCS	200	_	_	85	_	_	ns
CS setup time	tCSS	200	_	_	90	_	_	ns
CS hold time	tCSH	200	_	_	85	_	_	ns
SCK setup time	tSCKS	200	_	_	90	_	_	ns
SCK hold time	tSCKH	200	_	_	90	_	_	ns
SI setup time	tDIS	40	_	_	20	_	_	ns
SI hold time	tDIH	50	_	_	40	_	_	ns
Data output delay time1	tPD1	_	_	150	_	_	70	ns
Data output delay time2 (C <sub>L2</sub> =30pF)	tPD2	_	_	145	_	_	55	ns
Output hold time	tOH	0	_	_	0	_	_	ns
Output disable time	tOZ	_	_	250	_	_	100	ns
HOLD setting setup time	tHFS	120	_	_	60	_	_	ns
HOLD setting hold time	tHFH	90	_	_	40	_	_	ns
HOLD release setup time	tHRS	120	_	_	60	_	_	ns
HOLD release hold time	tHRH	140	_	_	70	_	_	ns
Time from HOLD to output High-Z	tHOZ	_	_	250	_	_	100	ns
Time from HOLD To output change	tHPD	_	_	150	_	_	70	ns
SCK rise time *1	tRC	_	_	1	_	_	1	μs
SCK fall time	tFC	_	_	1	_	_	1	μs
Output rise time *1	tRO	_	_	100	_	_	50	ns
Output fall time *1	tFO	_	_	100	_	_	50	ns
Write time	tE/W	_	_	5	_	_	5	ms

<sup>\*1</sup> NOT 100% TESTED

## ●AC measurement conditions

Parameter	Symbol		Unit			
Farameter	Symbol	Min.	Тур.	Max.	Offic	
Load capacity 1	C <sub>L1</sub>	_	_	100	pF	
Load capacity 2	C <sub>L2</sub>	_	_	30	pF	
Input rise time	_	_	_	50	ns	
Input fall time	_	_	_	50	ns	
Input voltage	_	0.2Vcc/0.8Vcc			V	
Input / Output judgment voltage	_	0.3Vcc/0.7Vcc			V	

## ●Sync data input / output timing




Figure 1. Input timing

SI is taken into IC inside in sync with data rise edge of SCK. IInput address and data from the most significant bit MSB.




Figure 2. Input / Output timing

SO is output in sync with data fall edge of SCK. Data is output from the most significant bit MSB.






Figure 3. HOLD timing

## ● Block Diagram



## ●Pin Configuration



## ●Pin Descriptions

<u>in Descrip</u>	n Descriptions							
Land No.	Terminal name	Input/ Output	Function					
A1	WP	Input	Write protect input Write status register command is prohibited.					
A2	GND	-	All input / output reference voltage, 0V					
А3	SI	Input	Start bit, ope code, address, and serial data input					
B1	so	Output	Serial data output					
В3	SCK	Input	Serial clock input					
C1	<del>_</del>	Input	Chip select input					
C2	Vcc	_	Power source to be connected					
C3	HOLD	Input	Hold input Command communication may be suspended temporarily (HOLD status)					

## **●**Typical Performance Curves

(The following characteristics data are Typ. Values.)




Figure 4. "H" input voltage VIH (CS, SCK, SI, HOLD, WP)




Figure 5. "L" input voltage VIL (CS, SCK, SI, HOLD, WP)




Figure 6. "L" output voltage VOL-IOL (Vcc=1.8V)




Figure 7. "H" output voltage VOH-IOH (Vcc=1.8V)




Figure 8. "L" output voltage VOL-IOL (Vcc=2.5V)




Figure 9. "H" output voltage VOH-IOH (Vcc=2.5V)




Figure 10. Input leak current ILI (CS, SCK, SI, HOLD, WP)




Figure 11. Output leak current ILO (SO)




Figure 12. Current consumption at WRITE operation ICC1, 2, 3 (WRITE, PAGE WRITE, WRSR, fSCK=5MHz)




Figure 13. Consumption current at READ operation ICC4, 5(READ, WRSR, fSK=5MHz)




Figure 14. Consumption current at standby operation ISB




Figure 15. SCK frequency fSCK




Figure 16. tSCK high time tSCKWH




Figure 17. tSCK low time tSCKWL




Figure 18. CS high time tCS




Figure 19.  $\overline{\text{CS}}$  setup time tCSS




Figure 20. CS hold time tCSH




Figure 21. SI setup time tDIS




Figure 22. SI hold time tDIH




Figure 23. Data output delay time tPD1 (CL=100pF)




Figure 24. Data output delay time tPD2 (CL=30pF)




Figure 25. Output disable time tOZ




Figure 26. HOLD setting hold time tHF H




Figure 27. HOLD release hold time tHRH




Figure 28. Time From HOLD to output High-Z tHOZ




Figure 29. Time from HOLD to output change tHPD




Figure 30. Output rise time tRO




Figure 31. Output fall time tFO




Figure 32. Write cycle time tE/W

#### Features

#### OStatus registers

This IC has status registers. The status registers are of 8 bits and express the following parameters.

BP0 and BP1 can be set by write status register command. These 2 bits are memorized into the EEPROM, therefore are valid even when power source is turned off.

Rewrite characteristics and data hold time are same as characteristics of the EEPROM.

WEN can be set by write enable command and write disable command. WEN becomes write disable status when power source is turned off. R/B is for write confirmation, therefore cannot be set externally.

The value of status register can be read by read status command.

#### Status registers

Product number	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
BU9832GUL-W	WPEN	0	0	0	BP1	BP0	WEN	_ R/B

bit	Memory location	Function	Contents
WPEN	EEPROM	WP pin enable / disable designation bit WPEN=0=invalid WPEN=1=valid	This enables / disables the functions of $\overline{\text{WP}}$ pin.
BP1 BP0	EEPROM	EEPROM write disable block designation bit	This designates the write disable area of EEPROM. Write designation areas of product numbers are shown below.
WEN	Register	Write and write status register write enable / disable status confirmation bit WEN=0-prohibited WEN=1=permitted	
R/B	Register	Write cycle status (READY / BUSY) status confirmation bit $\overline{R}/B$ =0=READY $\overline{R}/B$ =1=BUSY	

## Write disable block setting

BP1	BP0	Write disable block
0	0	None
0	1	300h-3FFh
1	0	200h-3FFh
1	1	000h-3FFh

## OWP pin

By setting  $\overline{WP}$  =LOW, write command is prohibited. As for BU9832GUL-W when WPEN bit is set "1", the  $\overline{WP}$  pin functions become valid. And the write command to be disabled at this moment is WRSR.

However, when write cycle is in execution, no interruption can be made.

Product number	WRSR	WRITE
BU9832GUL-W	Prohibition possible but WPEN bit "1"	Prohibition impossible

## O HOLD pin

By  $\overline{\text{HOLD}}$  pin, data transfer can be interrupted. When SCK="1", by making  $\overline{\text{HOLD}}$  from "1" into"0", data transfer to EEPROM is interrupted. When SCK = "0", by making  $\overline{\text{HOLD}}$  from "0" into "1", data transfer is restarted.

#### ■Command mode

Command		Contents	Ope code	
WREN	Write enable	Write enable command	0000	0110
WRDI	Write disable	Write disable command	0000	0100
READ	Read	Read command	0000	0011
WRITE	Write	Write command	0000	0010
RDSR	Read status register	Status register read command	0000	0101
WRSR	Write status register	Status register write command	0000	0001

#### Timing chart

- 1. Write enable (WREN) / disable (WRDI) cycle
  - · WREN (WRITE ENABLE): Write enable




Figure 33. Write enable command

· WRDI (WRITE DISABLE): Write disable




Figure 34. Write disable

OThis IC has write enable status and write disable status. It is set to write enable status by write enable command, and it is set to write disable status by write disable command. As for these commands, set  $\overline{CS}$  LOW, and then input the respective ope codes. The respective commands accept command at the 7-th clock rise. Even with input over 7 clocks, command becomes valid.

When to carry out write and write status register command, it is necessary to set write enable status by the write enable command. If write or write status register command is input in the write disable status, commands are cancelled. And even in the write enable status, once write and write status register command is executed once, it gets in the write disable status. After power on, this IC is in write disable status.

#### 2. Read command (READ)




Figure 35. Read command

By read command, data of EEPROM can be read. As for this command, set  $\overline{\text{CS}}$  LOW, then input address after read ope code. EEPROM starts data output of the designated address. Data output is started from SCK fall of 15 clock, and from D7 to D0 sequentially. This IC has increment read function. After output of data for 1 byte (8bits), by continuing input of SCK, data of the next address can be read. Increment read can read all the addresses of EEPROM. After reading data of the most significant address, by continuing increment read, data of the most insignificant address is read.

#### 3. Write command (WRITE)




Figure 36. Write command

By write command, data of EEPROM can be written. As for this command, set  $\overline{CS}$  LOW, then input address and data after write ope code. Then, by making  $\overline{CS}$  HIGH, the EEPROM starts writing. The write time of EEPROM requires time of tE/W (Max 5ms). During tE/W, other than status read command is not accepted. Start  $\overline{CS}$  after taking the last data (D0), and before the next SCK clock starts. At other timing, write command is not executed, and this write command is cancelled. This IC has page write function, and after input of data for 1 byte (8 bits), by continuing data input without starting  $\overline{CS}$ , data up to 16 bytes can be written for one tE/W. In page write, the insignificant 4 bit of the designated address is incremented internally at every time when data of 1 byte is input and data is written to respective addresses. When data of the maximum bytes or higher is input, address rolls over, and previously input data is overwritten.

#### 4. Status register write / read command




Figure 37. Status register write command

Write status register command can write status register data. The data can be written by this command are 2 bits 1, that is, BP1 (bit3) and BP0 (bit2) among 8 bits of status register. By BP1 and BP0, write disable block of EEPROM can be set. As for this command, set  $\overline{CS}$  LOW, and input ope code of write status register, and input data. Then, by making  $\overline{CS}$  HIGH, EEPROM starts writing. Write time requires time of tE/W as same as write. As for  $\overline{CS}$  rise, start  $\overline{CS}$  after taking the last data bit (bit0), and before the next SCK clock starts. At other timing, command is cancelled. Write disable block is determined by BP1 and BP0, and the block can be selected from 1/4 of memory array, 1/2, and entire memory array. (Refer to the write disable block setting table.) To the write disabled block, write cannot be made, and only read can be made.

3bits including 1WPEN (bit7)




Figure 38. Status register read command

#### At standby

OCurrent at standby

Set  $\overline{\text{CS}}$  "H", and be sure to set SCK, SI,  $\overline{\text{WP}}$ ,  $\overline{\text{HOLD}}$  input "L" or "H". Do not input intermediate electric potantial. OTiming

As shown in Figure 39, at standby, when SCK is "H", even if  $\overline{CS}$  is fallen, SI status is not read at fall edge. SI status is read at SCK rise edge after fall of  $\overline{CS}$ . At standby and at power ON/OFF, set  $\overline{CS}$  "H" status.




Figure 39. Operating timing

#### WP cancel valid area

 $\overline{WP}$  is normally fixed to "H" or "L" for use, but when  $\overline{WP}$  is controlled so as to cancel write status register command and write command, pay attention to the following  $\overline{WP}$  valid timing.

While write or write status register command is executed, by setting  $\overline{WP}=$  "L" in cancel valid area, command can be cancelled. The area from command ope code before  $\overline{CS}$  rise at internal automatic write start becomes the cancel valid area. However, once write is started, any input cannot be cancelled.  $\overline{WP}$  input becomes Don't Care, and cancellation becomes invalid.




Figure 40. WP valid timing (WRSR)

Ope Code Address		Data	tE/W Data write time
WP cancel invalid area			WP cancel invalid area
		•	

Figure 41. WP valid timing (WRITE)

#### ●HOLD pin

By  $\overline{\text{HOLD}}$  pin, command communication can be stopped temporarily (HOLD status). The  $\overline{\text{HOLD}}$  pin carries out command communications normally when it is HIGH. To get in HOLD status, at command communication, when SCK=LOW, set the  $\overline{\text{HOLD}}$  pin LOW. At HOLD status, SCK and SI become Don't Care, and SO becomes high impedance (High-Z). To release the HOLD status, set the  $\overline{\text{HOLD}}$  pin HIGH when SCK=LOW. After that, communication can be restarted from the point before the HOLD status. For example, when HOLD status is made after A5 address input at read, after release of  $\overline{\text{HOLD}}$  status, by starting A4 address input, read can be restarted. When in HOLD status, leave  $\overline{\text{CS}}$  LOW. When it is set  $\overline{\text{CS}}$  =HIGH in HOLD status, the IC is reset, therefore communication after that cannot be restarted.

#### Method to cancel each command

#### OREAD

**ORDSR** 

• Method to cancel : cancel by  $\overline{CS} = \text{``H''}$ 

• Method to cancel : cancel by  $\overline{\text{CS}} = \text{``H''}$ 



Figure 42. READ cancel valid timing

Ope code	Data	
8 bits	8 bits	
Cancel available in all areas of rdsr mode		

Figure 43. RDSR cancel valid timing

## OWRITE, PAGE WRITE

- a: Ope code, address input area. Cancellation is available by  $\overline{CS}$  ="H"
- b: Data input area (D7 to D1 input area) Cancellation is available by  $\overline{CS} = "H"$
- c: Data input area (D0 area)

When CS is started, write starts.

After  $\overline{CS}$  rise, cancellation cannot be made by any means.

d: tE/W area.

Cancellation is available by  $\overline{CS}$  = "H". However, when write starts ( $\overline{CS}$  is started) in the area c, cancellation cannot be made by any means. And by inputting on SCK clock, cancellation cannot be made. In page write mode, there is write enable area at every 8 clocks.





Figure 44. WRITE cancel valid timing



Note 1) If Vcc is made OFF during write execution, designated address data is not guaranteed, therefore write it once again.

Note 2) If CS is started at the same timing as that of the SCK rise, write execution / cancel becomes unstable, therefore, it is necessary to fall in SCK = "L" area. As for SCK rise, assure timing of tCSS / tCSH or higher.

#### **OWRSR**

a: From ope code to 15 rise.

Cancel by CS ="H".

b: From 15 clock rise to 16 clock rise (write enable area).

When  $\overline{CS}$  is started, write starts.

After  $\overline{CS}$  rise, cancellation cannot be made by any means.

c: After 16 clock rise.

Cancel by  $\overline{CS}$  ="H". However, when write starts ( $\overline{CS}$  is started) in the area b, cancellation cannot be made by any means.

And, by inputting on SCK clock, cancellation cannot be made.




Figure 45. WRSR cancel valid timing

Note 1) If Vcc is made OFF during write execution, designated address data is not guaranteed, therefore write it once again

Note 2) If CS is started at the same timing as that of the SCK rise, write execution / cancel becomes unstable, therefore, it is necessary to fall in SCK = "L" area. As for SCK rise, assure timing of tCSS / tCSH or higher.

## OWREN/WRDI

a: From ope code to clock rise, cancel by  $\overline{CS} = \text{"H"}$ .

b: Cancellation is not available when CS is started after 7 clock.




Figure 46. WREN/WRDI cancel valid timing

#### High speed operation

In order to realize stable high speed operations, pay attention to the following input / output pin conditions.

Olnput pin pull up, pull down resistance

When to attach pull up, pull down resistance to EEPROM input pin, select an appropriate value for the microcontroller  $V_{OL}$ ,  $I_{OL}$  from  $V_{IL}$  characteristics of this IC.

#### OPull up resistance




Figure 47. Pull up resistance

$$R_{PU} \ge \frac{V_{CC} \cdot V_{OLM}}{I_{OLM}} \cdots$$
 $V_{OLM} \le V_{U.F.} \cdots$ 

Example) When Vcc=5V,  $V_{ILM}$ =1.5V,  $V_{OLM}$ =0.4V,  $I_{OLM}$ =2mA, from the equation ①,

$$R_{PU} \ge \frac{5 \cdot 0.4}{2 \times 10^{3}}$$

$$\therefore R_{PU} \ge 2.3 \lceil \Omega \rceil$$

With the value of  $R_{PU}$  to satisfy the above equation,  $V_{OLM}$  becomes 0.4V or higher, and with  $V_{ILE}$  (=1.5V), the equation 2 is also satisfied.

- V<sub>ILM</sub> :EEPROM V<sub>IH</sub> specifications
- V<sub>OLM</sub>: Microcontroller V<sub>OL</sub> specifications
- I<sub>OLM</sub> :Microcontroller I<sub>OL</sub> specifications

And, in order to prevent malfunction, mistake write at power ON/OFF, be sure to make  $\overline{\text{CS}}$  pull up.

#### OPull down resistance




Figure 48. Pull down resistance

$$R_{PD} \ge \frac{V_{OHM}}{I_{OHM}} \cdots 3$$
 $V_{OHM} \ge V_{IHE} \cdots 4$ 

Example) When  $V_{CC}=5V$ ,  $V_{OHM}=V_{CC}-0.5V$ ,  $I_{OHM}=0.4mA$ ,  $V_{IHM}=V_{CC}\times0.7V$ , from the equation 3,

$$R_{PD} \ge \frac{5 \cdot 0.5}{0.4 \times 10^{\cdot 3}}$$

$$\therefore R_{PLI} \ge 11.3[k\Omega]$$

Further, by amplitude VIHE, VILE of signal input to EEPROM, operation speed changes. By inputting signal of amplitude of  $V_{CC}$  / GND level to input, more stable high speed operations can be realized. On the contrary, when amplitude of  $0.8V_{CC}$  /  $0.2V_{CC}$  is input, operation speed becomes slow.

In order to realize more stable high speed operation, it is recommended to make the values of  $R_{PU}$ ,  $R_{PD}$  as large as possible, and make the amplitude of signal input to EEPROM close to the amplitude of  $V_{CC}$  / GND level. (\*1 At this moment, operating timing guaranteed value is guaranteed.)




Figure 49.  $V_{\text{IL}}$  dependency of data output delay time

## OSO load capacity condition

Load capacity of SO output pin affects upon delay characteristic of SO output. (Data output delay time, time from  $\overline{\text{HOLD}}$  to High-Z) In order to make output delay characteristic into higher speed, make SO load capacity small. In concrete, "Do not connect many devices to SO bus", "Make the wire between the controller and EEPROM short", and so forth.




Figure 50. SO load dependency of data output delay time

#### OOther cautions

Make the wire length from the microcontroller to EEPROM input signal same length, in order to prevent setup / hold violation to EEPROM, owing to difference of wire length of each input.

## ●Equivalent circuit

OOutput circuit





Figure 51. SO output equivalent circuit

## Olnput circuit






Figure 53. SCK input equivalent circuit




Figure 54. SI input equivalent circuit




Figure 55. HOLD input equivalent circuit




Figure 56.  $\overline{\text{WP}}$  input equivalent circuit

#### ●Notes on power ON/OFF

OAt power ON/OFF, set  $\overline{CS}$  "H" (=Vcc).

When  $\overline{CS}$  is "L", this IC gets in input accept status (active). If power is turned on in this status, noises and the likes may cause malfunction, mistake write or so. To prevent these, at power ON, set  $\overline{CS}$  "H". (When  $\overline{CS}$  is in "H" status, all inputs are canceled.)




Figure 57. CS timing at power ON/OFF

(Good example)  $\overline{\text{CS}}$  terminal is pulled up to Vcc.

At power OFF, take 10ms or higher before supply. If power is turned on without observing this condition,

the IC internal circuit may not be reset, which please note.

(Bad example) CS terminal is "L" at power ON/OFF.

In this case, CS always becomes "L" (active status), and EEPROM may have malfunction, mistake write owing to noises and the likes.

Even when  $\overline{\text{CS}}$  input is High-Z, the status becomes like this case, which please note.

#### OP.O.R. circuit

This IC has a P.O.R. (Power On Reset) circuit as mistake write countermeasure. After P.O.R. action, it gets in write disable status. The P.O.R. circuit is valid only when power is ON, and does not work when power is OFF. When power is ON, if the recommended conditions of the following tR, tOFF, and Vbot are not satisfied, it may become write enable status owing to noises and the likes.




Figure 58. Rise waveform

Recommended conditions of t <sub>R</sub> , t <sub>OFF</sub> , Vbot			
t <sub>R</sub>	t <sub>OFF</sub>	Vbot	
10ms or below	10ms or higher	0.3V or below	
100ms or below	10ms or higher	0.2V or below	

#### ■Noise countermeasures

## OVcc noise (bypass capacitor)

When noise or surge gets in the power source line, malfunction may occur, therefore, for removing these, it is recommended to attach a bypass capacitor (0.1µF) between IC Vcc and GND. At that moment, attach it as close to IC as possible. And, it is also recommended to attach a bypass capacitor between board Vcc and GND.

## OSCK noise

When the rise time (tR) of SCK is long, and a certain degree or more of noise exists, malfunction may occur owing to clock bit displacement. To avoid this, a Schmitt trigger circuit is built in SCK input. The hysterisis width of this circuit is set about 0.2V, if noises exist at SCK input, set the noise amplitude 0.2Vp-p or below. And it is recommended to set the rise time (tR) of SCK 100ns or below. In the case when the rise time is 100ns or higher, take sufficient noise countermeasures. Make the clock rise, fall time as small as possible.

## OWP noise

During execution of write status register command, if there exist noises on  $\overline{WP}$  pin, mistake in recognition may occur and forcible cancellation may result, which please note. To avoid this, a  $\underline{Schmitt}$  trigger circuit is built in  $\overline{WP}$  input. In the same manner, a Schmitt trigger circuit is built in  $\overline{CS}$  input, SI input and  $\underline{HOLD}$  input too.

#### Notes for use

- (1) Described numeric values and data are design representative values, and the values are not guaranteed.
- (2) We believe that application circuit examples are recommendable, however, in actual use, confirm characteristics further sufficiently. In the case of use by changing the fixed number of external parts, make your decision with sufficient margin in consideration of static characteristics and transition characteristics and fluctuations of external parts and our LSI.
- (3) Absolute maximum ratings

If the absolute maximum ratings such as impressed voltage and operating temperature range and so forth are exceeded, LSI may be destructed. Do not impress voltage and temperature exceeding the absolute maximum ratings. In the case of fear exceeding the absolute maximum ratings, take physical safety countermeasures such as fuses, and see to it that conditions exceeding the absolute maximum ratings should not be impressed to LSI.

- (4) GND electric potential
  - Set the voltage of GND terminal lowest at any action condition. Make sure that each terminal voltage is higher than that of GND terminal.
- (5) Heat design

In consideration of permissible dissipation in actual use condition, carry out heat design with sufficient margin.


- (6) Terminal to terminal short circuit and wrong packaging When to package LSI onto a board, pay sufficient attention to LSI direction and displacement. Wrong packaging may destruct LSI. And in the case of short circuit between LSI terminals and terminals and power source, terminal and GND owing to foreign matter, LSI may be destructed.
- (7) Use in a strong electromagnetic field may cause malfunction, therefore, evaluate design sufficiently.

## Status of this document

The Japanese version of this document is formal specification. A customer may use this translation version only for a reference to help reading the formal version.


If there are any differences in translation version of this document formal version takes priority.


Ordering Information



Physical Dimension Tape and Reel Information

## VCSP50L2 (BU9832GUL-W)





## Marking Diagram

