



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

## TrenchMOS™ transistor Logic level FET

**BUK9528-100A**  
**BUK9628-100A**

### GENERAL DESCRIPTION

N-channel enhancement mode logic level field-effect power transistor in a plastic envelope available in TO220AB and SOT404. Using 'trench' technology which features very low on-state resistance. It is intended for use in automotive and general purpose switching applications.

### QUICK REFERENCE DATA


SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	Drain-source voltage	100	V
$I_D$	Drain current (DC)	49	A
$P_{tot}$	Total power dissipation	166	W
$T_j$	Junction temperature	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance	28	$m\Omega$
	$V_{GS} = 5 \text{ V}$	27	$m\Omega$
	$V_{GS} = 10 \text{ V}$		

### PINNING


#### TO220AB & SOT404

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab(mb)	drain

#### PIN CONFIGURATION



#### SYMBOL



### LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	Drain-source voltage	-	-	100	V
$V_{DGR}$	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	100	V
$\pm V_{GS}$	Gate-source voltage	-	-	10	V
$\pm V_{GSM}$	Non-repetitive gate-source voltage	$t_p \leq 50 \mu\text{s}$	-	15	V
$I_D$	Drain current (DC)	$T_{mb} = 25^\circ\text{C}$	-	49	A
$I_D$	Drain current (DC)	$T_{mb} = 100^\circ\text{C}$	-	34	A
$I_{DM}$	Drain current (pulse peak value)	$T_{mb} = 25^\circ\text{C}$	-	195	A
$P_{tot}$	Total power dissipation	$T_{mb} = 25^\circ\text{C}$	-	166	W
$T_{stg}, T_j$	Storage & operating temperature	-	-55	175	°C

### THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
$R_{th j-mb}$	Thermal resistance junction to mounting base	-	-	0.9	K/W
$R_{th j-a}$	Thermal resistance junction to ambient(TO220AB)	in free air	60	-	K/W
$R_{th j-a}$	Thermal resistance junction to ambient(SOT404)	Minimum footprint, FR4 board	50	-	K/W

**TrenchMOS™ transistor  
Logic level FET**

**BUK9528-100A  
BUK9628-100A**

**STATIC CHARACTERISTICS**

$T_j = 25^\circ\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(\text{BR})\text{DSS}}$	Drain-source breakdown voltage	$V_{\text{GS}} = 0 \text{ V}; I_D = 0.25 \text{ mA}; T_j = -55^\circ\text{C}$	100	-	-	V
$V_{\text{GS}(\text{TO})}$	Gate threshold voltage	$V_{\text{DS}} = V_{\text{GS}}; I_D = 1 \text{ mA}$	89	-	-	V
$I_{\text{DSS}}$	Zero gate voltage drain current	$T_j = 175^\circ\text{C}$	1	1.5	2.0	V
$I_{\text{GSS}}$	Gate source leakage current	$T_j = -55^\circ\text{C}$	0.5	-	-	V
$R_{\text{DS}(\text{ON})}$	Drain-source on-state resistance	$V_{\text{DS}} = 100 \text{ V}; V_{\text{GS}} = 0 \text{ V}; T_j = 175^\circ\text{C}$	-	0.05	10	$\mu\text{A}$
		$V_{\text{GS}} = \pm 10 \text{ V}; V_{\text{DS}} = 0 \text{ V}$	-	-	500	$\mu\text{A}$
		$V_{\text{GS}} = 5 \text{ V}; I_D = 25 \text{ A}$	-	2	100	nA
		$T_j = 175^\circ\text{C}$	-	18.5	28	$\text{m}\Omega$
		$V_{\text{GS}} = 10 \text{ V}; I_D = 25 \text{ A}$	-	-	70	$\text{m}\Omega$
		$V_{\text{GS}} = 4.5 \text{ V}; I_D = 25 \text{ A}$	-	17	27	$\text{m}\Omega$
			-	18.8	31	$\text{m}\Omega$

**DYNAMIC CHARACTERISTICS**

$T_{mb} = 25^\circ\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$C_{iss}$	Input capacitance	$V_{\text{GS}} = 0 \text{ V}; V_{\text{DS}} = 25 \text{ V}; f = 1 \text{ MHz}$	-	3220	4293	pF
$C_{oss}$	Output capacitance		-	315	378	pF
$C_{rss}$	Feedback capacitance		-	187	256	pF
$t_{d\text{ on}}$	Turn-on delay time	$V_{DD} = 30 \text{ V}; R_{\text{load}} = 1.2\Omega$	-	11	16	ns
$t_r$	Turn-on rise time	$V_{\text{GS}} = 5 \text{ V}; R_G = 10 \Omega$	-	58	87	ns
$t_{d\text{ off}}$	Turn-off delay time		-	250	350	ns
$t_f$	Turn-off fall time		-	106	148	ns
$L_d$	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
$L_d$	Internal drain inductance	Measured from contact screw on tab to centre of die(TO220AB)	-	3.5	-	nH
$L_d$	Internal drain inductance	Measured from upper edge of drain tab to centre of die(SOT404)	-	2.5	-	nH
$L_s$	Internal source inductance	Measured from source lead to source bond pad	-	7.5	-	nH

**REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS**

$T_j = 25^\circ\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{DR}$	Continuous reverse drain current		-	-	49	A
$I_{DRM}$	Pulsed reverse drain current		-	-	195	A
$V_{SD}$	Diode forward voltage	$I_F = 25 \text{ A}; V_{\text{GS}} = 0 \text{ V}$	-	0.85	1.2	V
		$I_F = 49 \text{ A}; V_{\text{GS}} = 0 \text{ V}$	-	1.1	-	V
$t_{rr}$	Reverse recovery time	$I_F = 49 \text{ A}; -dI_F/dt = 100 \text{ A}/\mu\text{s}$	-	63	-	ns
$Q_{rr}$	Reverse recovery charge	$V_{\text{GS}} = -10 \text{ V}; V_R = 30 \text{ V}$	-	0.22	-	$\mu\text{C}$

**TrenchMOS™ transistor  
Logic level FET**
**BUK9528-100A  
BUK9628-100A**
**AVALANCHE LIMITING VALUE**

<b>SYMBOL</b>	<b>PARAMETER</b>	<b>CONDITIONS</b>	<b>MIN.</b>	<b>TYP.</b>	<b>MAX.</b>	<b>UNIT</b>
$W_{DSS}^1$	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 30 \text{ A}$ ; $V_{DD} \leq 25 \text{ V}$ ; $V_{GS} = 5 \text{ V}$ ; $R_{GS} = 50 \Omega$ ; $T_{mb} = 25 \text{ }^\circ\text{C}$	-	-	45	mJ




Fig.1. Normalised power dissipation.  
 $PD\% = 100 \cdot P_D / P_{D, 25} {}^\circ\text{C} = f(T_{mb})$




Fig.3. Safe operating area.  $T_{mb} = 25 \text{ }^\circ\text{C}$   
 $I_D$  &  $I_{DM}$  =  $f(V_{DS})$ ;  $I_{DM}$  single pulse; parameter  $t_p$




Fig.2. Normalised continuous drain current.  
 $ID\% = 100 \cdot I_D / I_{D, 25} {}^\circ\text{C} = f(T_{mb})$ ; conditions:  $V_{GS} \geq 5 \text{ V}$




Fig.4. Transient thermal impedance.  
 $Z_{th,j-mb} = f(t)$ ; parameter  $D = t_p/T$

**1** For maximum permissible repetitive avalanche current see fig.18.

**TrenchMOS™ transistor  
Logic level FET**

**BUK9528-100A  
BUK9628-100A**




Fig.5. Typical output characteristics,  $T_j = 25^\circ\text{C}$ .  
 $I_D = f(V_{DS})$ ; parameter  $V_{GS}$




Fig.8. Typical transfer characteristics.  
 $I_D = f(V_{GS})$ ; conditions:  $V_{DS} = 25\text{ V}$ ; parameter  $T_j$




Fig.6. Typical on-state resistance,  $T_j = 25^\circ\text{C}$ .  
 $R_{DS(ON)} = f(I_D)$ ; parameter  $V_{GS}$




Fig.9. Typical transconductance,  $T_j = 25^\circ\text{C}$ .  
 $g_{fs} = f(I_D)$ ; conditions:  $V_{DS} = 25\text{ V}$




Fig.7. Typical on-state resistance,  $T_j = 25^\circ\text{C}$ .  
 $R_{DS(ON)} = f(V_{GS})$ ; conditions:  $I_D = 25\text{ A}$ ;




Fig.10. Normalised drain-source on-state resistance.  
 $a = R_{DS(ON)}/R_{DS(ON)25^\circ\text{C}} = f(T_j)$ ;  $I_D = 25\text{ A}$ ;  $V_{GS} = 5\text{ V}$

## TrenchMOS™ transistor Logic level FET

BUK9528-100A  
BUK9628-100A




Fig.11. Gate threshold voltage.  
 $V_{GS(TO)} = f(T_j)$ ; conditions:  $I_D = 1 \text{ mA}$ ;  $V_{DS} = V_{GS}$




Fig.14. Typical turn-on gate-charge characteristics.  
 $V_{GS} = f(Q_G)$ ; conditions:  $I_D = 25 \text{ A}$ ; parameter  $V_{DS}$




Fig.12. Sub-threshold drain current.  
 $I_D = f(V_{GS})$ ; conditions:  $T_j = 25^\circ\text{C}$ ;  $V_{DS} = V_{GS}$




Fig.15. Typical reverse diode current.  
 $I_F = f(V_{DS/N})$ ; conditions:  $V_{GS} = 0 \text{ V}$ ; parameter  $T_j$




Fig.13. Typical capacitances,  $C_{iss}$ ,  $C_{oss}$ ,  $C_{rss}$ .  
 $C = f(V_{DS})$ ; conditions:  $V_{GS} = 0 \text{ V}$ ;  $f = 1 \text{ MHz}$




Fig.16. Normalised avalanche energy rating.  
 $W_{DSS\%} = f(T_{mb})$ ; conditions:  $I_D = 75 \text{ A}$

**TrenchMOS™ transistor  
Logic level FET**

**BUK9528-100A  
BUK9628-100A**




Fig.17. Avalanche energy test circuit.

$$W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$$




Fig.19. Switching test circuit.




Fig.18. Maximum permissible repetitive avalanche current ( $I_{AV}$ ) versus avalanche time ( $t_{AV}$ ) for unclamped inductive loads.

TrenchMOS™ transistor  
Logic level FET

BUK9528-100A  
BUK9628-100A

## MECHANICAL DATA

*Dimensions in mm*

Net Mass: 2 g





Fig.20. SOT78 (TO220AB); pin 2 connected to mounting base.

### Notes

1. Observe the general handling precautions for electrostatic-discharge sensitive devices (ESDs) to prevent damage to MOS gate oxide.
2. Refer to mounting instructions for SOT78 (TO220) envelopes.
3. Epoxy meets UL94 V0 at 1/8".

**TrenchMOS™ transistor  
Logic level FET**
**BUK9528-100A  
BUK9628-100A**
**MECHANICAL DATA**
**Plastic single-ended surface mounted package (Philips version of D<sup>2</sup>-PAK); 3 leads  
(one lead cropped)**
**SOT404****DIMENSIONS (mm are the original dimensions)**

UNIT	A	A <sub>1</sub>	b	c	D <sub>max.</sub>	D <sub>1</sub>	E	e	L <sub>p</sub>	H <sub>D</sub>	Q
mm	4.50 4.10	1.40 1.27	0.85 0.60	0.64 0.46	11	1.60 1.20	10.30 9.70	2.54	2.90 2.10	15.40 14.80	2.60 2.20

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT404						-98-12-14- 99-06-25

*Fig.21. SOT404 surface mounting package. Centre pin connected to mounting base.*
**Notes**

1. This product is supplied in anti-static packaging. The gate-source input must be protected against static discharge during transport or handling.
2. Refer to SMD Footprint Design and Soldering Guidelines, Data Handbook SC18.
3. Epoxy meets UL94 V0 at 1/8".

TrenchMOS™ transistor  
Logic level FET

BUK9528-100A  
BUK9628-100A

## MOUNTING INSTRUCTIONS

*Dimensions in mm*




Fig.22. SOT404 : soldering pattern for surface mounting.

## DEFINITIONS

<b>Data sheet status</b>	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
<b>Limiting values</b>	
Limiting values are given in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of this specification is not implied. Exposure to limiting values for extended periods may affect device reliability.	
<b>Application information</b>	
Where application information is given, it is advisory and does not form part of the specification.	
<b>© Philips Electronics N.V. 2000</b>	
All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.	
The information presented in this document does not form part of any quotation or contract, it is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent or other industrial or intellectual property rights.	

## LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.