imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





C161PI

www.infineon.com

Microcontrollers

C166 Family 16-Bit Single-Chip Microcontroller C161PI

Data Sheet 1999-07

Preliminary

C161PI Revision History:		1999-07 Preliminary				
Previous Ver	sions:	1998-05	(C161RI / Preliminary)			
		1998-01	(C161RI / Advance Information)			
		1997-12	(C161RI / Advance Information)			
Page	Subjects	5				
	3 V spec	ification intro	duced			
4, 5, 7	Signal F	Signal FOUT added				
14	XRAM description added					
15	Unlatched CS description added					
23	Block Diagram corrected					
24	Descripti	Description of divider chain improved				
25, 51, 52	ADC description updated to 10-bit					
36, 37	Revised description of Absolute Max. Ratings and Operating Conditions					
39, 44	Power supply values improved					
45 - 50	Revised	description fo	or clock generation including PLL			
54 ff.	Standard	d 25-MHz timi	ng			

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: mcdocu.comments@infineon.com

 \ge

The C161PI is the successor of the C161RI. Therefore this data sheet also replaces the C161RI data sheet (see also revision history).

Edition 1999-07 Published by Infineon Technologies AG i. Gr., St.-Martin-Strasse 53 D-81541 München © Infineon Technologies AG 1999. All Rights Reserved.

Attention please!

The information herein is given to describe certain components and shall not be considered as warranted characteristics. Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Infineon Technologies is an approved CECC manufacturer.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office in Germany or our Infineon Technologies Representatives worldwide (see address list).

Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.



C166 Family of High-Performance CMOS 16-Bit Microcontrollers

Preliminary C161PI 16-Bit Microcontroller

- High Performance 16-bit CPU with 4-Stage Pipeline
 - 80 ns Instruction Cycle Time at 25 MHz CPU Clock
 - 400 ns Multiplication (16 \times 16 bit), 800 ns Division (32 / 16 bit)
 - Enhanced Boolean Bit Manipulation Facilities
 - Additional Instructions to Support HLL and Operating Systems
 - Register-Based Design with Multiple Variable Register Banks
 - Single-Cycle Context Switching Support
 - 16 MBytes Total Linear Address Space for Code and Data
 - 1024 Bytes On-Chip Special Function Register Area
- 16-Priority-Level Interrupt System with 27 Sources, Sample-Rate down to 40 ns
- 8-Channel Interrupt-Driven Single-Cycle Data Transfer Facilities via Peripheral Event Controller (PEC)
- Clk. Generation via on-chip PLL (1:1.5/2/2.5/3/4/5), via prescaler or via direct clk. inp.
- On-Chip Memory Modules
 - 1 KByte On-Chip Internal RAM (IRAM)
 - 2 KBytes On-Chip Extension RAM (XRAM)
- On-Chip Peripheral Modules
 - 4-Channel 10-bit A/D Converter with Programm. Conversion Time down to 7.8 μs
 - Two Multi-Functional General Purpose Timer Units with 5 Timers
 - Two Serial Channels (Synchronous/Asynchronous and High-Speed-Synchronous)
 - I²C Bus Interface (10-bit Addressing, 400 KHz) with 2 Channels (multiplexed)
- Up to 8 MBytes External Address Space for Code and Data
 - Programmable External Bus Characteristics for Different Address Ranges
 - Multiplexed or Demultiplexed External Address/Data Buses with 8-Bit or 16-Bit Data Bus Width
 - Five Programmable Chip-Select Signals
- Idle and Power Down Modes with Flexible Power Management
- Programmable Watchdog Timer and Oscillator Watchdog
- On-Chip Real Time Clock
- Up to 76 General Purpose I/O Lines, partly with Selectable Input Thresholds and Hysteresis
- Supported by a Large Range of Development Tools like C-Compilers, Macro-Assembler Packages, Emulators, Evaluation Boards, HLL-Debuggers, Simulators, Logic Analyzer Disassemblers, Programming Boards
- On-Chip Bootstrap Loader
- 100-Pin MQFP / TQFP Package



This document describes the SAB-C161PI-LM, the SAB-C161PI-LF, the SAF-C161PI-LM and the SAF-C161PI-LF.

For simplicity all versions are referred to by the term **C161PI** throughout this document.

Ordering Information

The ordering code for Infineon microcontrollers provides an exact reference to the required product. This ordering code identifies:

- the derivative itself, i.e. its function set
- the specified temperature range
- the package
- the type of delivery.

For the available ordering codes for the **C161PI** please refer to the

"**Product Catalog Microcontrollers**", which summarizes all available microcontroller variants.

Note: The ordering codes for Mask-ROM versions are defined for each product after verification of the respective ROM code.



Introduction

The C161PI is a derivative of the Infineon C166 Family of 16-bit single-chip CMOS microcontrollers. It combines high CPU performance (up to 8 million instructions per second) with high peripheral functionality and enhanced IO-capabilities. The C161PI derivative is especially suited for cost sensitive applications.



Figure 1 Logic Symbol



Pin Configuration MQFP Package

(top view)



Figure 2

C161PI



Pin Configuration TQFP Package

(top view)



Figure 3

C161PI





Table 1	able 1 Pin Definitions and Functions									
Symbol	Pin Num. TQFP	Pin Num. MQFP	Input Outp.	Function						
P5			1	Port 5 is a 6-bit input-only port with Schmitt-Trigger characteristics. The pins of Port 5 also serve as (up to 4) analog input channels for the A/D converter, or they serve as timer inputs:						
P5.0	97	99	1	AN0	•					
P5.1	98	100	1	AN1						
P5.2	99	1	1	AN2						
P5.3	100	2	1	AN3						
P5.14	1	3	1	T4EUD	GPT1 Timer T4 Ext. Up/Down Ctrl. Input					
P5.15	2	4	1	T2EUD	GPT1 Timer T5 Ext. Up/Down Ctrl. Input					
XTAL1	4	6	I	XTAL1:	Input to the oscillator amplifier and input to the internal clock generator					
XTAL2	5	7	Ο	XTAL2: To clock th XTAL1, wh and maxim the AC Ch	Output of the oscillator amplifier circuit. The device from an external source, drive hile leaving XTAL2 unconnected. Minimum hum high/low and rise/fall times specified in aracteristics must be observed.					

Data Sheet



Table 1	1 Pin Definitions and Functions (continued)							
Symbol	Pin Num. TQFP	Pin Num. MQFP	Input Outp.	Function				
Ρ3			Ю	Port 3 is a programma a pin config high-imped configured a threshold o following Po	15-bit bidirectional I/O port. It is bit-wise able for input or output via direction bits. For jured as input, the output driver is put into ance state. Port 3 outputs can be as push/pull or open drain drivers. The input f Port 3 is selectable (TTL or special). The ort 3 pins also serve for alternate functions:			
P3.0	7	9	I/O	SCL0	I2C Bus Clock Line 0			
P3.1	8	10	I/O	SDA0	I2C Bus Data Line 0			
P3.2	9	11	I	CAPIN	GPT2 Register CAPREL Capture Input			
P3.3	10	12	0	T3OUT	GPT1 Timer T3 Toggle Latch Output			
P3.4	11	13	I	T3EUD	GPT1 Timer T3 External Up/Down Ctrl.Inp			
P3.5	12	14	1	T4IN	GPT1 Timer T4 Count/Gate/Reload/ Capture Input			
P3.6	13	15	1	T3IN	GPT1 Timer T3 Count/Gate Input			
P3.7	14	16	1	T2IN	GPT1 Timer T2 Count/Gate/Reload/			
					Capture Input			
P3.8	15	17	I/O	MRST	SSC Master-Rec. / Slave-Trans. Inp/Outp.			
P3.9	16	18	I/O	MTSR	SSC Master-Trans. / Slave-Rec. Outp/Inp.			
P3.10	17	19	0	T×D0	ASC0 Clock/Data Output (Async./Sync.)			
P3.11	18	20	I/O	R×D0	ASC0 Data Input (Async.) or I/O (Sync.)			
P3.12	19	21	0	BHE	External Memory High Byte Enable Signal,			
			0	WRH	External Memory High Byte Write Strobe			
P3.13	20	22	I/O	SCLK	SSC Master Clock Outp. / Slave Clock Inp.			
P3.15	21	23	0	CLKOUT	System Clock Output (=CPU Clock)			
			0	FOUT	Programmable Frequency Output			
				Note: Pins	P3.0 and P3.1 are open drain outputs only.			



Table 1	Pin Definitions and Functions (continued)							
Symbol	Pin Num. TQFP	Pin Num. MQFP	Input Outp.	Function				
P4			IO	Port 4 is a 7-bit bidirectional I/O port. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state. Port 4 outputs can be configured as push/pull or open drain drivers. The input threshold of Port 4 is selectable (TTL or special). Port 4 can be used to output the segment address lines:				
P4.0	24	26	0	A16 Least Significant Segment Address Line				
P4.1	25	27	0	A17 Segment Address Line				
P4.2	26	28	0	A18 Segment Address Line				
P4.3	27	29	0	A19 Segment Address Line				
P4.4	28	30	0	A20 Segment Address Line				
P4.5	29	31	0	A21 Segment Address Line				
P4.6	30	32	0	A22 Most Significant Segment Address Line				
RD	31	33	0	External Memory Read Strobe. RD is activated for every external instruction or data read access.				
WR/ WRL	32	34	0	External Memory Write Strobe. In WR-mode this pin is activated for every external data write access. In WRL- mode this pin is activated for low byte data write accesses on a 16-bit bus, and for every data write access on an 8-bit bus. See WRCFG in register SYSCON for mode selection.				
READY	33	35	1	Ready Input. When the Ready function is enabled, a high level at this pin during an external memory access will force the insertion of memory cycle time waitstates until the pin returns to a low level. An internal pullup device will hold this pin high when nothing is driving it.				
ALE	34	36	0	Address Latch Enable Output. Can be used for latching the address into external memory or an address latch in the multiplexed bus modes.				



Table 1	Pi	n Defini	tions a	and Functions (conti	inued)			
Symbol	Pin Num. TQFP	Pin Num. MQFP	Input Outp.	Function				
ĒĀ	35	37	1	External Access Enable pin. A low level at this pin during and after Reset forces the C161PI to begin instruction execution out of external memory. A high level forces execution out of the internal program memory. "ROMless" versions must have this pin tied to '0'.				
PORT0 POL.0-7 POH.0-7	38- 45 48- 55	40- 47 50- 57	IO	PORT0 consists of t P0L and P0H. It is b output via direction I the output driver is p In case of external b as the address (A) a multiplexed bus mod demultiplexed bus mod demultiplexed bus mod Data Path Width: P0L.0 – P0L.7: P0H.0 – P0H.7: Multiplexed bus mod Data Path Width: P0L.0 – P0L.7: P0H.0 – P0L.7:	the two 8-bit bid bit-wise program bits. For a pin of but into high-im bus configuratio and address/da des and as the nodes. 8-bit D0 – D7 I/O odes: 8-bit AD0 – AD7 A8 - A15	directional I/O ports nmable for input or configured as input, pedance state. ons, PORT0 serves ta (AD) bus in data (D) bus in 16-bit D0 - D7 D8 - D15 16-bit AD0 - AD7 AD8 - AD15		
PORT1 P1L.0-7 P1H.0-7	56- 63 66- 73	58- 65 68- 75	ΙΟ	PORT1 consists of t P1L and P1H. It is b output via direction I the output driver is p PORT1 is used as t demultiplexed bus m a demultiplexed bus	the two 8-bit bid bit-wise program bits. For a pin o but into high-im he 16-bit addre nodes and also s mode to a mu	directional I/O ports nmable for input or configured as input, pedance state. ess bus (A) in after switching from Itiplexed bus mode.		



Table 1	Pin Definitions and Functions (continued)							
Symbol	Pin Num. TQFP	Pin Num. MQFP	Input Outp.	Function				
RSTIN	76	78	I/O	Reset Input with Schmitt-Trigger characteristics. A low level at this pin while the oscillator is running resets the C161PI. An internal pullup resistor permits power-on reset using only a capacitor connected to V_{SS} . A spike filter suppresses input pulses <10 ns. Input pulses >100 ns safely pass the filter. The minimum duration for a safe recognition should be 100 ns + 2 CPU clock cycles. In bidirectional reset mode (enabled <u>by setting bit</u> BDRSTEN in register SYSCON) the RSTIN line is internally pulled low for the duration of the internal reset sequence upon any reset (HW, SW, WDT). See note below this table.				
				Note: To let the reset configuration of PORT0 settle and to let the PLL lock a reset duration of ca. 1 ms is recommended.				
RST OUT	77	79	0	Internal Reset Indication Output. This pin is set to a low level when the part is executing either a hardware-, a software- or a watchdog timer reset. RSTOUT remains low until the EINIT (end of initialization) instruction is executed.				
NMI	78	80	1	Non-Maskable Interrupt Input. A high to low transition at this pin causes the CPU to vector to the NMI trap routine. When the PWRDN (power down) instruction is executed, the NMI pin must be low in order to force the C161PI to go into power down mode. If NMI is high, when PWRDN is executed, the part will continue to run in normal mode. If not used, pin NMI should be pulled high externally.				



Table 1	ble 1 Pin Definitions and Functions (continued)							
Symbol	Pin Num. TQFP	Pin Num. MQFP	Input Outp.	Function				
P6			IO	Port 6 is an 8-bit bidirectional I/O port. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state. Port 6 outputs can be configured as push/pull or open drain drivers. The Port 6 pins also serve for alternate functions:				
P6.0	79	81	0	CS0 Chip Select 0 Output				
P6.1	80	82	0	CS1 Chip Select 1 Output				
P6.2	81	83	0	CS2 Chip Select 2 Output				
P6.3	82	84	0	CS3 Chip Select 3 Output				
P6.4	83	85	0	CS4 Chip Select 4 Output				
P6.5	84	86	I/O	SDA1 I ² C Bus Data Line 1				
P6.6	85	87	I/O	SCL1 I ² C Bus Clock Line 1				
P6.7	86	88	I/O	SDA2 I ² C Bus Data Line 2				
				Note: Pins P6.7-5 are open drain outputs only.				
P2			IO	Port 2 is an 8-bit bidirectional I/O port. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state. Port 2 outputs can be configured as push/pull or open drain drivers. The input threshold of Port 2 is selectable (TTL or special). The Port 2 pins also serve for alternate functions:				
P2.8	87	89	1	EX0IN Fast External Interrupt 0 Input				
P2.9	88	90	1	EX1IN Fast External Interrupt 1 Input				
P2.10	89	91	1	EX2IN Fast External Interrupt 2 Input				
P2.11	90	92	1	EX3IN Fast External Interrupt 3 Input				
P2.12	91	93	1	EX4IN Fast External Interrupt 4 Input				
P2.13	92	94	I	EX5IN Fast External Interrupt 5 Input				
P2.14	93	95	1	EX6IN Fast External Interrupt 6 Input				
P2.15	94	96	1	EX7IN Fast External Interrupt 7 Input				
V_{AREF}	95	97	-	Reference voltage for the A/D converter.				
V _{AGND}	96	98	-	Reference ground for the A/D converter.				



Table 1	ble 1 Pin Definitions and Functions (continued)							
Symbol	Pin Num. TQFP	Pin Num. MQFP	Input Outp.	Function				
V _{DD}	6, 23, 37, 47, 65, 75	8, 25, 39, 49, 67, 77	-	Digital Supply Voltage: + 5 V or + 3 V during normal operation and idle mode. \geq 2.5 V during power down mode				
V _{SS}	3, 22, 36, 46, 64, 74	5, 24, 38, 48, 66, 76	-	Digital Ground.				

Note: The following behaviour differences must be observed when the bidirectional reset is active:

- Bit BDRSTEN in register SYSCON cannot be changed after EINIT and is cleared automatically after a reset.
- The reset indication flags always indicate a long hardware reset.
- The PORT0 configuration is treated like on a hardware reset. Especially the bootstrap loader may be activated when P0L.4 is low.
- Pin RSTIN may only be connected to external reset devices with an open drain output driver.
- A short hardware reset is extended to the duration of the internal reset sequence.



Functional Description

The architecture of the C161PI combines advantages of both RISC and CISC processors and of advanced peripheral subsystems in a very well-balanced way. The following block diagram gives an overview of the different on-chip components and of the advanced, high bandwidth internal bus structure of the C161PI.

Note: All time specifications refer to a CPU clock of 25 MHz (see definition in the AC Characteristics section).



Figure 4 Block Diagram



Memory Organization

The memory space of the C161PI is configured in a Von Neumann architecture which means that code memory, data memory, registers and I/O ports are organized within the same linear address space which includes 16 MBytes. The entire memory space can be accessed bytewise or wordwise. Particular portions of the on-chip memory have additionally been made directly bitaddressable.

1 KByte of on-chip Internal RAM (IRAM) is provided as a storage for user defined variables, for the system stack, general purpose register banks and even for code. A register bank can consist of up to 16 wordwide (R0 to R15) and/or bytewide (RL0, RH0, ..., RL7, RH7) so-called General Purpose Registers (GPRs).

1024 bytes (2 * 512 bytes) of the address space are reserved for the Special Function Register areas (SFR space and ESFR space). SFRs are wordwide registers which are used for controlling and monitoring functions of the different on-chip units. Unused SFR addresses are reserved for future members of the C166 Family.

2 KBytes of on-chip Extension RAM (XRAM) are provided to store user data, user stacks, or code. The XRAM is accessed like external memory and therefore cannot be used for the system stack or for register banks and is not bitaddressable. The XRAM permits 16-bit accesses with maximum speed.

In order to meet the needs of designs where more memory is required than is provided on chip, up to 8 MBytes of external RAM and/or ROM can be connected to the microcontroller.



External Bus Controller

All of the external memory accesses are performed by a particular on-chip External Bus Controller (EBC). It can be programmed either to Single Chip Mode when no external memory is required, or to one of four different external memory access modes, which are as follows:

- 16-/18-/20-/23-bit Addresses, 16-bit Data, Demultiplexed
- 16-/18-/20-/23-bit Addresses, 16-bit Data, Multiplexed
- 16-/18-/20-/23-bit Addresses, 8-bit Data, Multiplexed
- 16-/18-/20-/23-bit Addresses, 8-bit Data, Demultiplexed

In the demultiplexed bus modes, addresses are output on PORT1 and data is input/ output on PORT0 or P0L, respectively. In the multiplexed bus modes both addresses and data use PORT0 for input/output.

Important timing characteristics of the external bus interface (Memory Cycle Time, Memory Tri-State Time, Length of ALE and Read Write Delay) have been made programmable to allow the user the adaption of a wide range of different types of memories and external peripherals.

In addition, up to 4 independent address windows may be defined (via register pairs ADDRSELx / BUSCONx) which allow to access different resources with different bus characteristics. These address windows are arranged hierarchically where BUSCON4 overrides BUSCON3 and BUSCON2 overrides BUSCON1. All accesses to locations not covered by these 4 address windows are controlled by BUSCON0.

Up to 5 external \overline{CS} signals (4 windows plus default) can be generated in order to save external glue logic. The C161PI offers the possibility to switch the \overline{CS} outputs to an unlatched mode. In this mode the internal filter logic is switched off and the \overline{CS} signals are directly generated from the address. The unlatched \overline{CS} mode is enabled by setting CSCFG (SYSCON.6).

Access to very slow memories is supported via a particular 'Ready' function.

For applications which require less than 8 MBytes of external memory space, this address space can be restricted to 1 MByte, 256 KByte or to 64 KByte. In this case Port 4 outputs four, two or no address lines at all. It outputs all 7 address lines, if an address space of 8 MBytes is used.



Central Processing Unit (CPU)

The main core of the CPU consists of a 4-stage instruction pipeline, a 16-bit arithmetic and logic unit (ALU) and dedicated SFRs. Additional hardware has been spent for a separate multiply and divide unit, a bit-mask generator and a barrel shifter.

Based on these hardware provisions, most of the C161PI's instructions can be executed in just one machine cycle which requires 2 CPU clocks (4 TCL). For example, shift and rotate instructions are always processed during one machine cycle independent of the number of bits to be shifted. All multiple-cycle instructions have been optimized so that they can be executed very fast as well: branches in 2 cycles, a 16×16 bit multiplication in 5 cycles and a 32-/16 bit division in 10 cycles. Another pipeline optimization, the so-called 'Jump Cache', reduces the execution time of repeatedly performed jumps in a loop from 2 cycles to 1 cycle.



Figure 5 CPU Block Diagram



The CPU has a register context consisting of up to 16 wordwide GPRs at its disposal. These 16 GPRs are physically allocated within the on-chip RAM area. A Context Pointer (CP) register determines the base address of the active register bank to be accessed by the CPU at any time. The number of register banks is only restricted by the available internal RAM space. For easy parameter passing, a register bank may overlap others.

A system stack of up to 1024 bytes is provided as a storage for temporary data. The system stack is allocated in the on-chip RAM area, and it is accessed by the CPU via the stack pointer (SP) register. Two separate SFRs, STKOV and STKUN, are implicitly compared against the stack pointer value upon each stack access for the detection of a stack overflow or underflow.

The high performance offered by the hardware implementation of the CPU can efficiently be utilized by a programmer via the highly efficient C161PI instruction set which includes the following instruction classes:

- Arithmetic Instructions
- Logical Instructions
- Boolean Bit Manipulation Instructions
- Compare and Loop Control Instructions
- Shift and Rotate Instructions
- Prioritize Instruction
- Data Movement Instructions
- System Stack Instructions
- Jump and Call Instructions
- Return Instructions
- System Control Instructions
- Miscellaneous Instructions

The basic instruction length is either 2 or 4 bytes. Possible operand types are bits, bytes and words. A variety of direct, indirect or immediate addressing modes are provided to specify the required operands.



Interrupt System

With an interrupt response time within a range from just 5 to 12 CPU clocks (in case of internal program execution), the C161PI is capable of reacting very fast to the occurrence of non-deterministic events.

The architecture of the C161PI supports several mechanisms for fast and flexible response to service requests that can be generated from various sources internal or external to the microcontroller. Any of these interrupt requests can be programmed to being serviced by the Interrupt Controller or by the Peripheral Event Controller (PEC).

In contrast to a standard interrupt service where the current program execution is suspended and a branch to the interrupt vector table is performed, just one cycle is 'stolen' from the current CPU activity to perform a PEC service. A PEC service implies a single byte or word data transfer between any two memory locations with an additional increment of either the PEC source or the destination pointer. An individual PEC transfer counter is implicity decremented for each PEC service except when performing in the continuous transfer mode. When this counter reaches zero, a standard interrupt is performed to the corresponding source related vector location. PEC services are very well suited, for example, for supporting the transmission or reception of blocks of data. The C161PI has 8 PEC channels each of which offers such fast interrupt-driven data transfer capabilities.

A separate control register which contains an interrupt request flag, an interrupt enable flag and an interrupt priority bitfield exists for each of the possible interrupt sources. Via its related register, each source can be programmed to one of sixteen interrupt priority levels. Once having been accepted by the CPU, an interrupt service can only be interrupted by a higher prioritized service request. For the standard interrupt processing, each of the possible interrupt sources has a dedicated vector location.

Fast external interrupt inputs are provided to service external interrupts with high precision requirements. These fast interrupt inputs feature programmable edge detection (rising edge, falling edge or both edges).

Software interrupts are supported by means of the 'TRAP' instruction in combination with an individual trap (interrupt) number.

The following table shows all of the possible C161PI interrupt sources and the corresponding hardware-related interrupt flags, vectors, vector locations and trap (interrupt) numbers.

Note: Interrupt nodes which are not used by associated peripherals, may be used to generate software controlled interrupt requests by setting the respective interrupt request bit (xIR).



Table 2 C161PI Interrupt Nodes

Source of Interrupt or PEC Service Request	Request Flag	Enable Flag	Interrupt Vector	Vector Location	Trap Number
External Interrupt 0	CC8IR	CC8IE	CC8INT	00'0060 _H	18 _H
External Interrupt 1	CC9IR	CC9IE	CC9INT	00'0064 _H	19 _H
External Interrupt 2	CC10IR	CC10IE	CC10INT	00'0068 _H	1A _H
External Interrupt 3	CC11IR	CC11IE	CC11INT	00'006C _H	1B _H
External Interrupt 4	CC12IR	CC12IE	CC12INT	00'0070 _H	1C _H
External Interrupt 5	CC13IR	CC13IE	CC13INT	00'0074 _H	1D _H
External Interrupt 6	CC14IR	CC14IE	CC14INT	00'0078 _H	1E _H
External Interrupt 7	CC15IR	CC15IE	CC15INT	00'007C _H	1F _H
GPT1 Timer 2	T2IR	T2IE	T2INT	00'0088 _H	22 _H
GPT1 Timer 3	T3IR	T3IE	T3INT	00'008C _H	23 _H
GPT1 Timer 4	T4IR	T4IE	T4INT	00'0090 _H	24 _H
GPT2 Timer 5	T5IR	T5IE	T5INT	00'0094 _H	25 _H
GPT2 Timer 6	T6IR	T6IE	T6INT	00'0098 _H	26 _H
GPT2 CAPREL Register	CRIR	CRIE	CRINT	00'009C _H	27 _H
A/D Conversion Complete	ADCIR	ADCIE	ADCINT	00'00A0 _H	28 _H
A/D Overrun Error	ADEIR	ADEIE	ADEINT	00'00A4 _H	29 _H
ASC0 Transmit	S0TIR	SOTIE	SOTINT	00'00A8 _H	2A _H
ASC0 Transmit Buffer	S0TBIR	SOTBIE	SOTBINT	00'011C _H	47 _H
ASC0 Receive	SORIR	SORIE	SORINT	00'00AC _H	2B _H
ASC0 Error	SOEIR	SOEIE	SOEINT	00'00B0 _H	2C _H
SSC Transmit	SCTIR	SCTIE	SCTINT	00'00B4 _H	2D _H
SSC Receive	SCRIR	SCRIE	SCRINT	00'00B8 _H	2E _H
SSC Error	SCEIR	SCEIE	SCEINT	00'00BC _H	2F _H
I ² C Data Transfer Event	XP0IR	XP0IE	XP0INT	00'0100 _H	40 _H
I ² C Protocol Event	XP1IR	XP1IE	XP1INT	00'0104 _H	41 _H
X-Peripheral Node 2	XP2IR	XP2IE	XP2INT	00'0108 _H	42 _H
PLL Unlock / RTC	XP3IR	XP3IE	XP3INT	00'010C _H	43 _H



The C161PI also provides an excellent mechanism to identify and to process exceptions or error conditions that arise during run-time, so-called 'Hardware Traps'. Hardware traps cause immediate non-maskable system reaction which is similar to a standard interrupt service (branching to a dedicated vector table location). The occurence of a hardware trap is additionally signified by an individual bit in the trap flag register (TFR). Except when another higher prioritized trap service is in progress, a hardware trap will interrupt any actual program execution. In turn, hardware trap services can normally not be interrupted by standard or PEC interrupts.

The following table shows all of the possible exceptions or error conditions that can arise during run-time:

Exception Condition	Trap Flag	Trap Vector	Vector Location	Trap Number	Trap Prio
Reset Functions: Hardware Reset Software Reset Watchdog Timer Overflow Class A Hardware Traps:	NIMI	RESET RESET RESET	00'0000 _H 00'0000 _H 00'0000 _H	00 _H 00 _H 00 _H	
Stack Overflow Stack Underflow	STKOF STKUF	STOTRAP STUTRAP	00'0008 _H 00'0010 _H 00'0018 _H	02 _H 04 _H 06 _H	
Class B Hardware Traps: Undefined Opcode Protected Instruction Fault Illegal Word Operand Access Illegal Instruction Access Illegal External Bus Access	UNDOPC PRTFLT ILLOPA ILLINA ILLBUS	BTRAP BTRAP BTRAP BTRAP BTRAP	00'0028 _H 00'0028 _H 00'0028 _H 00'0028 _H 00'0028 _H	0A _H 0A _H 0A _H 0A _H	
Reserved			[2C _H – 3C _H]	[0В _Н — 0F _Н]	
Software Traps: TRAP Instruction			Any [00'0000 _H – 00'01FC _H] in steps of 4 _H	Any [00 _н – 7F _н]	Current CPU Priority

Table 3Hardware Trap Summary



General Purpose Timer (GPT) Unit

The GPT unit represents a very flexible multifunctional timer/counter structure which may be used for many different time related tasks such as event timing and counting, pulse width and duty cycle measurements, pulse generation, or pulse multiplication.

The GPT unit incorporates five 16-bit timers which are organized in two separate modules, GPT1 and GPT2. Each timer in each module may operate independently in a number of different modes, or may be concatenated with another timer of the same module.

Each of the three timers T2, T3, T4 of **module GPT1** can be configured individually for one of four basic modes of operation, which are Timer, Gated Timer, Counter, and Incremental Interface Mode. In Timer Mode, the input clock for a timer is derived from the CPU clock, divided by a programmable prescaler, while Counter Mode allows a timer to be clocked in reference to external events.

Pulse width or duty cycle measurement is supported in Gated Timer Mode, where the operation of a timer is controlled by the 'gate' level on an external input pin. For these purposes, each timer has one associated port pin (TxIN) which serves as gate or clock input. The maximum resolution of the timers in module GPT1 is 16 TCL.

The count direction (up/down) for each timer is programmable by software or may additionally be altered dynamically by an external signal on a port pin (TxEUD) to facilitate eg. position tracking.

In Incremental Interface Mode the GPT1 timers (T2, T3, T4) can be directly connected to the incremental position sensor signals A and B via their respective inputs TxIN and TxEUD. Direction and count signals are internally derived from these two input signals, so the contents of the respective timer Tx corresponds to the sensor position. The third position sensor signal TOP0 can be connected to an interrupt input.

Timer T3 has an output toggle latch (T3OTL) which changes its state on each timer overflow/underflow. The state of this latch may be output on a port pin (T3OUT) eg. for time out monitoring of external hardware components, or may be used internally to clock timers T2 and T4 for measuring long time periods with high resolution.

In addition to their basic operating modes, timers T2 and T4 may be configured as reload or capture registers for timer T3. When used as capture or reload registers, timers T2 and T4 are stopped. The contents of timer T3 are captured into T2 or T4 in response to a signal at their associated input pins (TxIN). Timer T3 is reloaded with the contents of T2 or T4 triggered either by an external signal or by a selectable state transition of its toggle latch T3OTL. When both T2 and T4 are configured to alternately reload T3 on opposite state transitions of T3OTL with the low and high times of a PWM signal, this signal can be constantly generated without software intervention.





Figure 6 Block Diagram of GPT1

With its maximum resolution of 8 TCL, the **GPT2 module** provides precise event control and time measurement. It includes two timers (T5, T6) and a capture/reload register (CAPREL). Both timers can be clocked with an input clock which is derived from the CPU clock via a programmable prescaler. The count direction (up/down) for each timer is programmable by software. Concatenation of the timers is supported via the output toggle latch (T6OTL) of timer T6, which changes its state on each timer overflow/ underflow.



The state of this latch may be used to clock timer T5. The overflows/underflows of timer T6 can additionally be used to cause a reload from the CAPREL register. The CAPREL register may capture the contents of timer T5 based on an external signal transition on the corresponding port pin (CAPIN), and timer T5 may optionally be cleared after the capture procedure. This allows absolute time differences to be measured or pulse multiplication to be performed without software overhead.

The capture trigger (timer T5 to CAPREL) may also be generated upon transitions of GPT1 timer T3's inputs T3IN and/or T3EUD. This is especially advantageous when T3 operates in Incremental Interface Mode.



Figure 7 Block Diagram of GPT2