



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



Analog Peripherals

- **10-Bit ADC** (*F360/1/2/6/7/8/9 only)
 - Up to 200 ksp/s
 - Up to 21 external single-ended or differential inputs
 - VREF from internal VREF, external pin or V_{DD}
 - Internal or external start of conversion source
 - Built-in temperature sensor
 - **10-Bit Current Output DAC** (*F360/1/2/6/7/8/9 only)
 - **Two Comparators**
 - Programmable hysteresis and response time
 - Configurable as interrupt or reset source
 - Low current (0.4 μA)
 - **Brown-out detector and POR Circuitry**
- ### On-Chip Debug
- On-chip debug circuitry facilitates full speed, non-intrusive in-system debug (no emulator required)
 - Provides breakpoints, single stepping, inspect/modify memory and registers
 - Superior performance to emulation systems using ICE-chips, target pods, and sockets
 - Low cost, **complete** development kit

Supply Voltage

- Range: 2.7–3.6 V (50 MIPS) 3.0–3.6 V (100 MIPS)
- Power saving suspend and shutdown modes

High Speed 8051 μC Core

- Pipelined instruction architecture; executes 70% of instructions in 1 or 2 system clocks
- 100 MIPS or 50 MIPS throughput with on-chip PLL
- Expanded interrupt handler
- 2-cycle 16 x 16 MAC engine

Memory

- 1280 bytes internal data RAM (256 + 1024)
- 32 kB (*F360/1/2/3/4/5/6/7) or 16 kB (*F368/9) Flash; In-system programmable in 1024-byte Sectors—1024 bytes are reserved in the 32 kB devices

Digital Peripherals

- up to 39 Port I/O; All 5 V tolerant with high sink current
- Hardware enhanced UART, SMBus™, and enhanced SPI™ serial ports
- Four general purpose 16-bit counter/timers
- 16-Bit programmable counter array (PCA) with six capture/compare modules
- Real time clock mode using PCA or timer and external clock source
- External Memory Interface (EMIF)


Clock Sources

- Two internal oscillators:
 - 24.5 MHz with ±2% accuracy supports crystal-less UART operation
 - 80/40/20/10 kHz low frequency, low power
- Flexible PLL technology
- External oscillator: Crystal, RC, C, or clock (1 or 2 pin modes)
- Can switch between clock sources on-the-fly; useful in power saving modes

Packages

- 48-pin TQFP (C8051F360/3)
- 32-pin LQFP (C8051F361/4/6/8)
- 28-pin QFN (C8051F362/5/7/9)

Temperature Range: –40 to +85 °C



C8051F360/1/2/3/4/5/6/7/8/9



Table of Contents

1. System Overview	18
1.1. CIP-51™ Microcontroller Core.....	22
1.1.1. Fully 8051 Compatible.....	22
1.1.2. Improved Throughput.....	22
1.1.3. Additional Features	22
1.2. On-Chip Memory.....	23
1.3. On-Chip Debug Circuitry.....	24
1.4. Programmable Digital I/O and Crossbar	25
1.5. Serial Ports	26
1.6. Programmable Counter Array	26
1.7. 10-Bit Analog to Digital Converter.....	27
1.8. Comparators	28
1.9. 10-bit Current Output DAC.....	30
2. Absolute Maximum Ratings	32
3. Global Electrical Characteristics	33
4. Pinout and Package Definitions	36
5. 10-Bit ADC (ADC0, C8051F360/1/2/6/7/8/9)	47
5.1. Analog Multiplexer	48
5.2. Temperature Sensor	49
5.3. Modes of Operation	51
5.3.1. Starting a Conversion.....	51
5.3.2. Tracking Modes.....	52
5.3.3. Settling Time Requirements	53
5.4. Programmable Window Detector	57
5.4.1. Window Detector In Single-Ended Mode	60
5.4.2. Window Detector In Differential Mode.....	61
6. 10-Bit Current Mode DAC (IDA0, C8051F360/1/2/6/7/8/9)	63
6.1. IDA0 Output Scheduling	63
6.1.1. Update Output On-Demand	63
6.1.2. Update Output Based on Timer Overflow	64
6.1.3. Update Output Based on CNVSTR Edge.....	64
6.2. IDAC Output Mapping.....	64
7. Voltage Reference (C8051F360/1/2/6/7/8/9)	67
8. Comparators	70
9. CIP-51 Microcontroller	80
9.1. Performance	80
9.2. Programming and Debugging Support	81
9.3. Instruction Set.....	82
9.3.1. Instruction and CPU Timing	82
9.3.2. MOVX Instruction and Program Memory	82
9.4. Memory Organization.....	86
9.4.1. Program Memory.....	86
9.4.2. Data Memory.....	87

C8051F360/1/2/3/4/5/6/7/8/9

9.4.3. General Purpose Registers	87
9.4.4. Bit Addressable Locations	87
9.4.5. Stack	87
9.4.6. Special Function Registers.....	88
9.4.7. Register Descriptions	102
9.5. Power Management Modes	104
9.5.1. Idle Mode.....	104
9.5.2. Stop Mode	105
9.5.3. Suspend Mode	105
10. Interrupt Handler	107
10.1. MCU Interrupt Sources and Vectors.....	107
10.2. Interrupt Priorities	107
10.3. Interrupt Latency.....	108
10.4. Interrupt Register Descriptions	109
10.5. External Interrupts	115
11. Multiply And Accumulate (MAC0).....	117
11.1. Special Function Registers.....	117
11.2. Integer and Fractional Math.....	117
11.3. Operating in Multiply and Accumulate Mode	118
11.4. Operating in Multiply Only Mode	119
11.5. Accumulator Shift Operations.....	119
11.6. Rounding and Saturation.....	119
11.7. Usage Examples	120
11.7.1. Multiply and Accumulate Example	120
11.7.2. Multiply Only Example.....	120
11.7.3. MAC0 Accumulator Shift Example	121
12. Reset Sources.....	128
12.1. Power-On Reset	129
12.2. Power-Fail Reset/VDD Monitor	130
12.3. External Reset	131
12.4. Missing Clock Detector Reset	131
12.5. Comparator0 Reset	131
12.6. PCA Watchdog Timer Reset	131
12.7. Flash Error Reset	132
12.8. Software Reset.....	132
13. Flash Memory	135
13.1. Programming the Flash Memory	135
13.1.1. Flash Lock and Key Functions.....	135
13.1.2. Erasing Flash Pages From Software	136
13.1.3. Writing Flash Memory From Software.....	136
13.1.4. Non-volatile Data Storage	137
13.2. Security Options	137
13.2.1. Summary of Flash Security Options.....	139
13.3. Flash Write and Erase Guidelines	140
13.3.1. VDD Maintenance and the VDD Monitor	140

13.3.2.16.4.2 PSWE Maintenance	141
13.3.3.System Clock	141
13.4.Flash Read Timing	143
14.Branch Target Cache	145
14.1.Cache and Prefetch Operation	145
14.2.Cache and Prefetch Optimization.....	146
15.External Data Memory Interface and On-Chip XRAM.....	152
15.1.Accessing XRAM.....	152
15.1.1.16-Bit MOVX Example	152
15.1.2.8-Bit MOVX Example	152
15.2.Configuring the External Memory Interface	153
15.3.Port Configuration.....	153
15.4.Multiplexed and Non-multiplexed Selection.....	156
15.4.1.Multiplexed Configuration.....	156
15.4.2.Non-multiplexed Configuration.....	157
15.5.Memory Mode Selection.....	158
15.5.1.Internal XRAM Only	158
15.5.2.Split Mode without Bank Select.....	158
15.5.3.Split Mode with Bank Select.....	158
15.5.4.External Only.....	159
15.6.Timing	159
15.6.1.Non-multiplexed Mode	161
15.6.2.Multiplexed Mode	164
16.Oscillators	168
16.1.Programmable Internal High-Frequency (H-F) Oscillator	168
16.1.1. Internal Oscillator Suspend Mode	169
16.2.Programmable Internal Low-Frequency (L-F) Oscillator	170
16.2.1.Calibrating the Internal L-F Oscillator.....	171
16.3.External Oscillator Drive Circuit.....	172
16.4.System Clock Selection.....	172
16.5.External Crystal Example	175
16.6.External RC Example	176
16.7.External Capacitor Example	176
16.8.Phase-Locked Loop (PLL).....	177
16.8.1.PLL Input Clock and Pre-divider	177
16.8.2.PLL Multiplication and Output Clock.....	177
16.8.3.Powering on and Initializing the PLL.....	178
17.Port Input/Output.....	182
17.1.Priority Crossbar Decoder	184
17.2.Port I/O Initialization	186
17.3.General Purpose Port I/O.....	189
18.SMBus	200
18.1.Supporting Documents.....	200
18.2.SMBus Configuration.....	201

C8051F360/1/2/3/4/5/6/7/8/9

18.3.SMBus Operation	201
18.3.1.Arbitration.....	202
18.3.2.Clock Low Extension.....	202
18.3.3.SCL Low Timeout.....	202
18.3.4.SCL High (SMBus Free) Timeout	202
18.4.Using the SMBus.....	203
18.4.1.SMBus Configuration Register.....	204
18.4.2.SMB0CN Control Register	207
18.4.3.Data Register	210
18.5.SMBus Transfer Modes.....	211
18.5.1.Master Transmitter Mode	211
18.5.2.Master Receiver Mode	212
18.5.3.Slave Receiver Mode	213
18.5.4.Slave Transmitter Mode	214
18.6.SMBus Status Decoding.....	215
19. UART0.....	218
19.1.Enhanced Baud Rate Generation.....	219
19.2.Operational Modes	219
19.2.1.8-Bit UART	220
19.2.2.9-Bit UART	221
19.3.Multiprocessor Communications	222
20. Enhanced Serial Peripheral Interface (SPI0).....	232
20.1.Signal Descriptions.....	233
20.1.1.Master Out, Slave In (MOSI).....	233
20.1.2.Master In, Slave Out (MISO).....	233
20.1.3.Serial Clock (SCK)	233
20.1.4.Slave Select (NSS)	233
20.2.SPI0 Master Mode Operation	233
20.3.SPI0 Slave Mode Operation	236
20.4.SPI0 Interrupt Sources	236
20.5.Serial Clock Timing.....	236
20.6.SPI Special Function Registers	239
21. Timers.....	245
21.1.Timer 0 and Timer 1	246
21.1.1.Mode 0: 13-bit Counter/Timer	246
21.1.2.Mode 1: 16-bit Counter/Timer	247
21.1.3.Mode 2: 8-bit Counter/Timer with Auto-Reload.....	247
21.1.4.Mode 3: Two 8-bit Counter/Timers (Timer 0 Only).....	249
21.2.Timer 2	254
21.2.1.16-bit Timer with Auto-Reload.....	254
21.2.2.8-bit Timers with Auto-Reload.....	255
21.3.Timer 3	258
21.3.1.16-bit Timer with Auto-Reload.....	258
21.3.2.8-bit Timers with Auto-Reload.....	259

22. Programmable Counter Array	262
22.1.PCA Counter/Timer	263
22.2.Capture/Compare Modules	264
22.2.1.Edge-triggered Capture Mode.....	265
22.2.2.Software Timer (Compare) Mode.....	266
22.2.3.High Speed Output Mode.....	267
22.2.4.Frequency Output Mode	268
22.2.5.8-Bit Pulse Width Modulator Mode.....	269
22.2.6.16-Bit Pulse Width Modulator Mode.....	270
22.3.Watchdog Timer Mode	270
22.3.1.Watchdog Timer Operation	270
22.3.2.Watchdog Timer Usage	272
22.4.Register Descriptions for PCA0	274
23. Revision Specific Behavior	279
24. C2 Interface	283
24.1.C2 Interface Registers.....	283
24.2.C2 Pin Sharing	285
Document Change List	286
Contact Information	287

List of Figures

1. System Overview

Figure 1.1. C8051F360/3 Block Diagram	20
Figure 1.2. C8051F361/4/6/8 Block Diagram	21
Figure 1.3. C8051F362/5/7/9 Block Diagram	21
Figure 1.4. Comparison of Peak MCU Execution Speeds	22
Figure 1.5. On-Chip Clock and Reset	23
Figure 1.6. On-Board Memory Map	24
Figure 1.7. Development/In-System Debug Diagram	25
Figure 1.8. Digital Crossbar Diagram (Port 0 to Port 3)	26
Figure 1.9. PCA Block Diagram	27
Figure 1.10. PCA Block Diagram	27
Figure 1.11. 10-Bit ADC Block Diagram	28
Figure 1.12. Comparator0 Block Diagram	29
Figure 1.13. Comparator1 Block Diagram	30
Figure 1.14. IDA0 Functional Block Diagram	31

2. Absolute Maximum Ratings

3. Global Electrical Characteristics

4. Pinout and Package Definitions

Figure 4.1. TQFP-48 Pinout Diagram (Top View)	39
Figure 4.2. TQFP-48 Package Diagram	40
Figure 4.3. LQFP-32 Pinout Diagram (Top View)	41
Figure 4.4. LQFP-32 Package Diagram	42
Figure 4.5. QFN-28 Pinout Diagram (Top View)	43
Figure 4.6. QFN-28 Package Drawing	44
Figure 4.7. Typical QFN-28 Landing Diagram	45
Figure 4.8. QFN-28 Solder Paste Recommendation	46

5. 10-Bit ADC (ADC0, C8051F360/1/2/6/7/8/9)

Figure 5.1. ADC0 Functional Block Diagram	47
Figure 5.2. Typical Temperature Sensor Transfer Function	49
Figure 5.3. Temperature Sensor Error with 1-Point Calibration	50
Figure 5.4. 10-Bit ADC Track and Conversion Example Timing	52
Figure 5.5. ADC0 Equivalent Input Circuits	53
Figure 5.6. ADC Window Compare Example: Right-Justified Single-Ended Data ...	60
Figure 5.7. ADC Window Compare Example: Left-Justified Single-Ended Data	60
Figure 5.8. ADC Window Compare Example: Right-Justified Differential Data	61
Figure 5.9. ADC Window Compare Example: Left-Justified Differential Data	61

6. 10-Bit Current Mode DAC (IDA0, C8051F360/1/2/6/7/8/9)

Figure 6.1. IDA0 Functional Block Diagram	63
Figure 6.2. IDA0 Data Word Mapping	64

7. Voltage Reference (C8051F360/1/2/6/7/8/9)

Figure 7.1. Voltage Reference Functional Block Diagram	67
--	----

8. Comparators

Figure 8.1. Comparator0 Functional Block Diagram	70
--	----

C8051F360/1/2/3/4/5/6/7/8/9

Figure 8.2. Comparator1 Functional Block Diagram	71
Figure 8.3. Comparator Hysteresis Plot	72
9. CIP-51 Microcontroller	
Figure 9.1. CIP-51 Block Diagram	81
Figure 9.2. Memory Map	86
Figure 9.3. SFR Page Stack	89
Figure 9.4. SFR Page Stack While Using SFR Page 0x0F To Access OSCICN	90
Figure 9.5. SFR Page Stack After ADC0 Window Comparator Interrupt Occurs	91
Figure 9.6. SFR Page Stack Upon PCA Interrupt Occurring During an ADC0 ISR .	91
Figure 9.7. SFR Page Stack Upon Return From PCA Interrupt	92
Figure 9.8. SFR Page Stack Upon Return From ADC2 Window Interrupt	93
10. Interrupt Handler	
11. Multiply And Accumulate (MAC0)	
Figure 11.1. MAC0 Block Diagram	117
Figure 11.2. Integer Mode Data Representation	118
Figure 11.3. Fractional Mode Data Representation	118
Figure 11.4. MAC0 Pipeline	119
12. Reset Sources	
Figure 12.1. Reset Sources	128
Figure 12.2. Power-On and VDD Monitor Reset Timing	129
13. Flash Memory	
Figure 13.1. Flash Program Memory Map	138
14. Branch Target Cache	
Figure 14.1. Branch Target Cache Data Flow	145
Figure 14.2. Branch Target Cache Organization	146
Figure 14.3. Cache Lock Operation	147
15. External Data Memory Interface and On-Chip XRAM	
Figure 15.1. Multiplexed Configuration Example	156
Figure 15.2. Non-multiplexed Configuration Example	157
Figure 15.3. EMIF Operating Modes	158
Figure 15.4. Non-multiplexed 16-bit MOVX Timing	161
Figure 15.5. Non-multiplexed 8-bit MOVX without Bank Select Timing	162
Figure 15.6. Non-multiplexed 8-bit MOVX with Bank Select Timing	163
Figure 15.7. Multiplexed 16-bit MOVX Timing	164
Figure 15.8. Multiplexed 8-bit MOVX without Bank Select Timing	165
Figure 15.9. Multiplexed 8-bit MOVX with Bank Select Timing	166
16. Oscillators	
Figure 16.1. Oscillator Diagram	168
Figure 16.2. 32.768 kHz External Crystal Example	175
Figure 16.3. PLL Block Diagram	177
17. Port Input/Output	
Figure 17.1. Port I/O Functional Block Diagram (Port 0 through Port 3)	182
Figure 17.2. Port I/O Cell Block Diagram	183
Figure 17.3. Crossbar Priority Decoder with No Pins Skipped	184
Figure 17.4. Crossbar Priority Decoder with Port Pins Skipped	185

18. SMBus

Figure 18.1. SMBus Block Diagram	200
Figure 18.2. Typical SMBus Configuration	201
Figure 18.3. SMBus Transaction	202
Figure 18.4. Typical SMBus SCL Generation	205
Figure 18.5. Typical Master Transmitter Sequence	211
Figure 18.6. Typical Master Receiver Sequence	212
Figure 18.7. Typical Slave Receiver Sequence	213
Figure 18.8. Typical Slave Transmitter Sequence	214

19. UART0

Figure 19.1. UART0 Block Diagram	218
Figure 19.2. UART0 Baud Rate Logic	219
Figure 19.3. UART Interconnect Diagram	220
Figure 19.4. 8-Bit UART Timing Diagram	220
Figure 19.5. 9-Bit UART Timing Diagram	221
Figure 19.6. UART Multi-Processor Mode Interconnect Diagram	222

20. Enhanced Serial Peripheral Interface (SPI0)

Figure 20.1. SPI Block Diagram	232
Figure 20.2. Multiple-Master Mode Connection Diagram	235
Figure 20.3. 3-Wire Single Master and 3-Wire Single Slave Mode Connection Diagram	235
Figure 20.4. 4-Wire Single Master Mode and 4-Wire Slave Mode Connection Diagram	235
Figure 20.5. Master Mode Data/Clock Timing	237
Figure 20.6. Slave Mode Data/Clock Timing (CKPHA = 0)	238
Figure 20.7. Slave Mode Data/Clock Timing (CKPHA = 1)	238
Figure 20.8. SPI Master Timing (CKPHA = 0)	242
Figure 20.9. SPI Master Timing (CKPHA = 1)	242
Figure 20.10. SPI Slave Timing (CKPHA = 0)	243
Figure 20.11. SPI Slave Timing (CKPHA = 1)	243

21. Timers

Figure 21.1. T0 Mode 0 Block Diagram	247
Figure 21.2. T0 Mode 2 Block Diagram	248
Figure 21.3. T0 Mode 3 Block Diagram	249
Figure 21.4. Timer 2 16-Bit Mode Block Diagram	254
Figure 21.5. Timer 2 8-Bit Mode Block Diagram	255
Figure 21.6. Timer 3 16-Bit Mode Block Diagram	258
Figure 21.7. Timer 3 8-Bit Mode Block Diagram	259

22. Programmable Counter Array

Figure 22.1. PCA Block Diagram	262
Figure 22.2. PCA Counter/Timer Block Diagram	263
Figure 22.3. PCA Interrupt Block Diagram	264
Figure 22.4. PCA Capture Mode Diagram	265
Figure 22.5. PCA Software Timer Mode Diagram	266
Figure 22.6. PCA High Speed Output Mode Diagram	267

C8051F360/1/2/3/4/5/6/7/8/9

Figure 22.7. PCA Frequency Output Mode	268
Figure 22.8. PCA 8-Bit PWM Mode Diagram	269
Figure 22.9. PCA 16-Bit PWM Mode	270
Figure 22.10. PCA Module 5 with Watchdog Timer Enabled	271
23. Revision Specific Behavior	
Figure 23.1. Device Package - TQFP 48	279
Figure 23.2. Device Package - LQFP 32	280
Figure 23.3. Device Package - QFN 28	280
24. C2 Interface	
Figure 24.1. Typical C2 Pin Sharing	285

List of Tables

1. System Overview	
Table 1.1. Product Selection Guide	19
2. Absolute Maximum Ratings	
Table 2.1. Absolute Maximum Ratings	32
3. Global Electrical Characteristics	
Table 3.1. Global Electrical Characteristics	33
Table 3.2. Index to Electrical Characteristics Tables	35
4. Pinout and Package Definitions	
Table 4.1. Pin Definitions for the C8051F36x	36
Table 4.2. TQFP-48 Package Dimensions	40
Table 4.3. LQFP-32 Package Dimensions	42
Table 4.4. QFN-28 Package Dimensions	44
5. 10-Bit ADC (ADC0, C8051F360/1/2/6/7/8/9)	
Table 5.1. ADC0 Electrical Characteristics	62
6. 10-Bit Current Mode DAC (IDA0, C8051F360/1/2/6/7/8/9)	
Table 6.1. IDAC Electrical Characteristics	66
7. Voltage Reference (C8051F360/1/2/6/7/8/9)	
Table 7.1. Voltage Reference Electrical Characteristics	69
8. Comparators	
Table 8.1. Comparator Electrical Characteristics	79
9. CIP-51 Microcontroller	
Table 9.1. CIP-51 Instruction Set Summary	82
Table 9.2. Special Function Register (SFR) Memory Map	96
Table 9.3. Special Function Registers	97
10. Interrupt Handler	
Table 10.1. Interrupt Summary	108
11. Multiply And Accumulate (MAC0)	
Table 11.1. MAC0 Rounding (MAC0SAT = 0)	120
12. Reset Sources	
Table 12.1. Reset Electrical Characteristics	134
13. Flash Memory	
Table 13.1. Flash Security Summary	139
Table 13.2. Flash Electrical Characteristics	144
14. Branch Target Cache	
15. External Data Memory Interface and On-Chip XRAM	
Table 15.1. EMIF Pinout (C8051F360/3)	154
Table 15.2. AC Parameters for External Memory Interface	167
16. Oscillators	
Table 16.1. Internal High Frequency Oscillator Electrical Characteristics	170
Table 16.2. Internal Low Frequency Oscillator Electrical Characteristics	171
Table 16.3. PLL Frequency Characteristics	181
Table 16.4. PLL Lock Timing Characteristics	181

C8051F360/1/2/3/4/5/6/7/8/9

17. Port Input/Output

Table 17.1. Port I/O DC Electrical Characteristics	199
--	-----

18. SMBus

Table 18.1. SMBus Clock Source Selection	204
Table 18.2. Minimum SDA Setup and Hold Times	205
Table 18.3. Sources for Hardware Changes to SMB0CN	209
Table 18.4. SMBus Status Decoding	215

19. UART0

Table 19.1. Timer Settings for Standard Baud Rates Using The Internal 24.5 MHz Oscillator	225
Table 19.2. Timer Settings for Standard Baud Rates Using an External 25.0 MHz Oscillator	226
Table 19.3. Timer Settings for Standard Baud Rates Using an External 22.1184 MHz Oscillator	227
Table 19.4. Timer Settings for Standard Baud Rates Using an External 18.432 MHz Oscillator	228
Table 19.5. Timer Settings for Standard Baud Rates Using an External 11.0592 MHz Oscillator	229
Table 19.6. Timer Settings for Standard Baud Rates Using an External 3.6864 MHz Oscillator	230
Table 19.7. Timer Settings for Standard Baud Rates Using the PLL	231
Table 19.8. Timer Settings for Standard Baud Rates Using the PLL	231

20. Enhanced Serial Peripheral Interface (SPI0)

Table 20.1. SPI Slave Timing Parameters	244
---	-----

21. Timers

22. Programmable Counter Array

Table 22.1. PCA Timebase Input Options	263
Table 22.2. PCA0CPM Register Settings for PCA Capture/Compare Modules	265
Table 22.3. Watchdog Timer Timeout Intervals1	273

23. Revision Specific Behavior

24. C2 Interface

List of Registers

SFR Definition 5.1. AMX0P: AMUX0 Positive Channel Select	54
SFR Definition 5.2. AMX0N: AMUX0 Negative Channel Select	55
SFR Definition 5.3. ADC0CF: ADC0 Configuration	56
SFR Definition 5.4. ADC0H: ADC0 Data Word MSB	56
SFR Definition 5.5. ADC0L: ADC0 Data Word LSB	56
SFR Definition 5.6. ADC0CN: ADC0 Control	57
SFR Definition 5.7. ADC0GTH: ADC0 Greater-Than Data High Byte	58
SFR Definition 5.8. ADC0GTL: ADC0 Greater-Than Data Low Byte	58
SFR Definition 5.9. ADC0LTH: ADC0 Less-Than Data High Byte	59
SFR Definition 5.10. ADC0LTL: ADC0 Less-Than Data Low Byte	59
SFR Definition 6.1. IDA0CN: IDA0 Control	65
SFR Definition 6.2. IDA0H: IDA0 Data Word MSB	65
SFR Definition 6.3. IDA0L: IDA0 Data Word LSB	66
SFR Definition 7.1. REF0CN: Reference Control	68
SFR Definition 8.1. CPT0CN: Comparator0 Control	73
SFR Definition 8.2. CPT0MX: Comparator0 MUX Selection	74
SFR Definition 8.3. CPT0MD: Comparator0 Mode Selection	75
SFR Definition 8.4. CPT1CN: Comparator1 Control	76
SFR Definition 8.5. CPT1MX: Comparator1 MUX Selection	77
SFR Definition 8.6. CPT1MD: Comparator1 Mode Selection	78
SFR Definition 9.1. SFR0CN: SFR Page Control	94
SFR Definition 9.2. SFRPAGE: SFR Page	94
SFR Definition 9.3. SFRNEXT: SFR Next Register	95
SFR Definition 9.4. SFRLAST: SFR Last Register	95
SFR Definition 9.5. SP: Stack Pointer	102
SFR Definition 9.6. DPL: Data Pointer Low Byte	102
SFR Definition 9.7. DPH: Data Pointer High Byte	102
SFR Definition 9.8. PSW: Program Status Word	103
SFR Definition 9.9. ACC: Accumulator	104
SFR Definition 9.10. B: B Register	104
SFR Definition 9.11. PCON: Power Control	106
SFR Definition 10.1. IE: Interrupt Enable	110
SFR Definition 10.2. IP: Interrupt Priority	111
SFR Definition 10.3. EIE1: Extended Interrupt Enable 1	112
SFR Definition 10.4. EIP1: Extended Interrupt Priority 1	113
SFR Definition 10.5. EIE2: Extended Interrupt Enable 2	114
SFR Definition 10.6. EIP2: Extended Interrupt Priority 2	114
SFR Definition 10.7. IT01CF: INT0/INT1 Configuration	116
SFR Definition 11.1. MAC0CF: MAC0 Configuration	122
SFR Definition 11.2. MAC0STA: MAC0 Status	123
SFR Definition 11.3. MAC0AH: MAC0 A High Byte	123
SFR Definition 11.4. MAC0AL: MAC0 A Low Byte	124
SFR Definition 11.5. MAC0BH: MAC0 B High Byte	124

C8051F360/1/2/3/4/5/6/7/8/9

SFR Definition 11.6. MAC0BL: MAC0 B Low Byte	124
SFR Definition 11.7. MAC0ACC3: MAC0 Accumulator Byte 3	125
SFR Definition 11.8. MAC0ACC2: MAC0 Accumulator Byte 2	125
SFR Definition 11.9. MAC0ACC1: MAC0 Accumulator Byte 1	125
SFR Definition 11.10. MAC0ACC0: MAC0 Accumulator Byte 0	126
SFR Definition 11.11. MAC0OVR: MAC0 Accumulator Overflow	126
SFR Definition 11.12. MAC0RNDH: MAC0 Rounding Register High Byte	126
SFR Definition 11.13. MAC0RNDL: MAC0 Rounding Register Low Byte	127
SFR Definition 12.1. VDM0CN: VDD Monitor Control	131
SFR Definition 12.2. RSTSRC: Reset Source	133
SFR Definition 13.1. PSCTL: Program Store Read/Write Control	142
SFR Definition 13.2. FLKEY: Flash Lock and Key	142
SFR Definition 13.3. FLSCL: Flash Memory Control	143
SFR Definition 14.1. CCH0CN: Cache Control	148
SFR Definition 14.2. CCH0TN: Cache Tuning	149
SFR Definition 14.3. CCH0LC: Cache Lock Control	150
SFR Definition 14.4. CCH0MA: Cache Miss Accumulator	151
SFR Definition 14.5. FLSTAT: Flash Status	151
SFR Definition 15.1. EMI0CN: External Memory Interface Control	154
SFR Definition 15.2. EMI0CF: External Memory Configuration	155
SFR Definition 15.3. EMI0TC: External Memory Timing Control	160
SFR Definition 16.1. OSCICL: Internal Oscillator Calibration.	169
SFR Definition 16.2. OSCICN: Internal Oscillator Control	170
SFR Definition 16.3. OSCLCN: Internal L-F Oscillator Control	171
SFR Definition 16.4. CLKSEL: System Clock Selection	173
SFR Definition 16.5. OSCXCN: External Oscillator Control	174
SFR Definition 16.6. PLL0CN: PLL Control	179
SFR Definition 16.7. PLL0DIV: PLL Pre-divider	179
SFR Definition 16.8. PLL0MUL: PLL Clock Scaler	180
SFR Definition 16.9. PLL0FLT: PLL Filter	180
SFR Definition 17.1. XBR0: Port I/O Crossbar Register 0	187
SFR Definition 17.2. XBR1: Port I/O Crossbar Register 1	188
SFR Definition 17.3. P0: Port0	189
SFR Definition 17.4. P0MDIN: Port0 Input Mode	190
SFR Definition 17.5. P0MDOUT: Port0 Output Mode	190
SFR Definition 17.6. P0SKIP: Port0 Skip	191
SFR Definition 17.7. P0MAT: Port0 Match	191
SFR Definition 17.8. P0MASK: Port0 Mask	191
SFR Definition 17.9. P1: Port1	192
SFR Definition 17.10. P1MDIN: Port1 Input Mode	192
SFR Definition 17.11. P1MDOUT: Port1 Output Mode	193
SFR Definition 17.12. P1SKIP: Port1 Skip	193
SFR Definition 17.13. P1MAT: Port1 Match	193
SFR Definition 17.14. P1MASK: Port1 Mask	194
SFR Definition 17.15. P2: Port2	194

C8051F360/1/2/3/4/5/6/7/8/9

SFR Definition 17.16. P2MDIN: Port2 Input Mode	195
SFR Definition 17.17. P2MDOUT: Port2 Output Mode	195
SFR Definition 17.18. P2SKIP: Port2 Skip	195
SFR Definition 17.19. P2MAT: Port2 Match	196
SFR Definition 17.20. P2MASK: Port2 Mask	196
SFR Definition 17.21. P3: Port3	196
SFR Definition 17.22. P3MDIN: Port3 Input Mode	197
SFR Definition 17.23. P3MDOUT: Port3 Output Mode	197
SFR Definition 17.24. P3SKIP: Port3 Skip	197
SFR Definition 17.25. P4: Port4	198
SFR Definition 17.26. P4MDOUT: Port4 Output Mode	198
SFR Definition 18.1. SMB0CF: SMBus Clock/Configuration	206
SFR Definition 18.2. SMB0CN: SMBus Control	208
SFR Definition 18.3. SMB0DAT: SMBus Data	210
SFR Definition 19.1. SCON0: Serial Port 0 Control	223
SFR Definition 19.2. SBUF0: Serial (UART0) Port Data Buffer	224
SFR Definition 20.1. SPI0CFG: SPI0 Configuration	239
SFR Definition 20.2. SPI0CN: SPI0 Control	240
SFR Definition 20.3. SPI0CKR: SPI0 Clock Rate	241
SFR Definition 20.4. SPI0DAT: SPI0 Data	241
SFR Definition 21.1. TCON: Timer Control	250
SFR Definition 21.2. TMOD: Timer Mode	251
SFR Definition 21.3. CKCON: Clock Control	252
SFR Definition 21.4. TL0: Timer 0 Low Byte	253
SFR Definition 21.5. TL1: Timer 1 Low Byte	253
SFR Definition 21.6. TH0: Timer 0 High Byte	253
SFR Definition 21.7. TH1: Timer 1 High Byte	253
SFR Definition 21.8. TMR2CN: Timer 2 Control	256
SFR Definition 21.9. TMR2RLL: Timer 2 Reload Register Low Byte	257
SFR Definition 21.10. TMR2RLH: Timer 2 Reload Register High Byte	257
SFR Definition 21.11. TMR2L: Timer 2 Low Byte	257
SFR Definition 21.12. TMR2H: Timer 2 High Byte	257
SFR Definition 21.13. TMR3CN: Timer 3 Control	260
SFR Definition 21.14. TMR3RLL: Timer 3 Reload Register Low Byte	261
SFR Definition 21.15. TMR3RLH: Timer 3 Reload Register High Byte	261
SFR Definition 21.16. TMR3L: Timer 3 Low Byte	261
SFR Definition 21.17. TMR3H: Timer 3 High Byte	261
SFR Definition 22.1. PCA0CN: PCA Control	274
SFR Definition 22.2. PCA0MD: PCA0 Mode	275
SFR Definition 22.3. PCA0CPMn: PCA0 Capture/Compare Mode	276
SFR Definition 22.4. PCA0L: PCA0 Counter/Timer Low Byte	277
SFR Definition 22.5. PCA0H: PCA0 Counter/Timer High Byte	277
SFR Definition 22.6. PCA0CPLn: PCA0 Capture Module Low Byte	277
SFR Definition 22.7. PCA0CPHn: PCA0 Capture Module High Byte	278
C2 Register Definition 24.1. C2ADD: C2 Address	283

C8051F360/1/2/3/4/5/6/7/8/9

C2 Register Definition 24.2. DEVICEID: C2 Device ID	283
C2 Register Definition 24.3. REVID: C2 Revision ID	284
C2 Register Definition 24.4. FPCTL: C2 Flash Programming Control	284
C2 Register Definition 24.5. FPDAT: C2 Flash Programming Data	284

1. System Overview

C8051F36x devices are fully integrated mixed-signal System-on-a-Chip MCUs. Highlighted features are listed below. Refer to Table 1.1 for specific product feature selection.

- High-speed pipelined 8051-compatible microcontroller core (up to 100 MIPS)
- In-system, full-speed, non-intrusive debug interface (on-chip)
- True 10-bit 200 ksps 16-channel single-ended/differential ADC with analog multiplexer
- 10-bit Current Output DAC
- 2-cycle 16 by 16 Multiply and Accumulate Engine
- Precision programmable 25 MHz internal oscillator
- Up to 32 kB of on-chip Flash memory—1024 bytes are reserved
- 1024 bytes of on-chip RAM
- External Data Memory Interface with 64 kB address space
- SMBus/I2C, Enhanced UART, and Enhanced SPI serial interfaces implemented in hardware
- Four general-purpose 16-bit timers
- Programmable Counter/Timer Array (PCA) with six capture/compare modules and Watchdog Timer function
- On-chip Power-On Reset, V_{DD} Monitor, and Temperature Sensor
- Two on-chip Voltage Comparators
- up to 39 Port I/O (5 V tolerant)

With on-chip Power-On Reset, V_{DD} Monitor, Watchdog Timer, and clock oscillator, the C8051F36x devices are truly stand-alone System-on-a-Chip solutions. The Flash memory can be reprogrammed even in-circuit, providing non-volatile data storage, and also allowing field upgrades of the 8051 firmware. User software has complete control of all peripherals, and may individually shut down any or all peripherals for power savings.

The on-chip Silicon Labs 2-Wire (C2) Development Interface allows non-intrusive (uses no on-chip resources), full speed, in-circuit debugging using the production MCU installed in the final application. This debug logic supports inspection and modification of memory and registers, setting breakpoints, single stepping, run and halt commands. All analog and digital peripherals are fully functional while debugging using C2. The two C2 interface pins can be shared with user functions, allowing in-system debugging without occupying package pins.

Each device is specified for 3.0 to 3.6 V (100 MIPS) operation or 2.7 to 3.6 V (50 MIPS) operation over the industrial temperature range (-40 to $+85$ °C). The Port I/O and \overline{RST} pins are tolerant of input signals up to 5 V. The C8051F36x devices are available in 48-pin TQFP packages, and C8051F36x devices are available in 32-pin LQFP and 28-pin QFN packages (also referred to as MLP or MLF packages). All package types are lead-free (RoHS compliant). See Table 1.1 for ordering part numbers. Block diagrams are included in Figure 1.1, Figure 1.2, and Figure 1.3.

C8051F360/1/2/3/4/5/6/7/8/9

Table 1.1. Product Selection Guide

Ordering Part Number	MIPS (Peak)	Flash Memory (kB)	RAM (bytes)	2-cycle 16 by 16 MAC	Calibrated Internal 24.5 MHz Oscillator	Internal 80 kHz Oscillator	External Memory Interface	SMBus/I ² C	Enhanced SPI	UART	Timers (16-bit)	Programmable Counter Array	Digital Port I/Os	10-bit 200kps ADC	10-bit Current Output DAC	Internal Voltage Reference	Temperature Sensor	Analog Comparators	Lead-free (RoHS Compliant)	Package
C8051F360-C-GQ	100	32	1024	✓	✓	✓	✓	✓	✓	✓	4	✓	39	✓	✓	✓	✓	2	✓	TQFP-48
C8051F361-C-GQ ¹	100	32	1024	✓	✓	✓	—	✓	✓	✓	4	✓	29	✓	✓	✓	✓	2	✓	LQFP-32
C8051F362-C-GM ²	100	32	1024	✓	✓	✓	—	✓	✓	✓	4	✓	25	✓	✓	✓	✓	2	✓	QFN-28
C8051F363-C-GQ	100	32	1024	✓	✓	✓	✓	✓	✓	✓	4	✓	39	—	—	—	—	2	✓	TQFP-48
C8051F364-C-GQ ¹	100	32	1024	✓	✓	✓	—	✓	✓	✓	4	✓	29	—	—	—	—	2	✓	LQFP-32
C8051F365-C-GM ²	100	32	1024	✓	✓	✓	—	✓	✓	✓	4	✓	25	—	—	—	—	2	✓	QFN-28
C8051F366-C-GQ ¹	50	32	1024	✓	✓	✓	—	✓	✓	✓	4	✓	29	✓	✓	✓	✓	2	✓	LQFP-32
C8051F367-C-GM ²	50	32	1024	✓	✓	✓	—	✓	✓	✓	4	✓	25	✓	✓	✓	✓	2	✓	QFN-28
C8051F368-C-GQ ¹	50	16	1024	✓	✓	✓	—	✓	✓	✓	4	✓	29	✓	✓	✓	✓	2	✓	LQFP-32
C8051F369-C-GM ²	50	16	1024	✓	✓	✓	—	✓	✓	✓	4	✓	25	✓	✓	✓	✓	2	✓	QFN-28

Notes:

1. Pin compatible with the C8051F310-GQ.
2. Pin compatible with the C8051F311-GM.

C8051F360/1/2/3/4/5/6/7/8/9




Figure 1.1. C8051F360/3 Block Diagram

C8051F360/1/2/3/4/5/6/7/8/9




Figure 1.2. C8051F361/4/6/8 Block Diagram




Figure 1.3. C8051F362/5/7/9 Block Diagram

1.1. CIP-51™ Microcontroller Core

1.1.1. Fully 8051 Compatible

The C8051F36x family utilizes Silicon Labs' proprietary CIP-51 microcontroller core. The CIP-51 is fully compatible with the MCS-51™ instruction set; standard 803x/805x assemblers and compilers can be used to develop software. The CIP-51 core offers all the peripherals included with a standard 8052, including four 16-bit counter/timers, a full-duplex UART with extended baud rate configuration, an enhanced SPI port, 1024 bytes of internal RAM, 128 byte Special Function Register (SFR) address space, and up to 39 I/O pins.

1.1.2. Improved Throughput

The CIP-51 employs a pipelined architecture that greatly increases its instruction throughput over the standard 8051 architecture. In a standard 8051, all instructions except for MUL and DIV take 12 or 24 system clock cycles to execute with a maximum system clock of 12-to-24 MHz. By contrast, the CIP-51 core executes 70% of its instructions in one or two system clock cycles, with only four instructions taking more than four system clock cycles.

The CIP-51 has a total of 109 instructions. The table below shows the total number of instructions that require each execution time.

Clocks to Execute	1	2	2/3	3	3/4	4	4/5	5	8
Number of Instructions	26	50	5	14	7	3	1	2	1

With the CIP-51's maximum system clock at 100 MHz, it has a peak throughput of 100 MIPS. Figure 1.4 shows a comparison of peak throughputs for various 8-bit microcontroller cores with their maximum system clocks.




Figure 1.4. Comparison of Peak MCU Execution Speeds

C8051F360/1/2/3/4/5/6/7/8/9

1.1.3. Additional Features

The C8051F36x SoC family includes several key enhancements to the CIP-51 core and peripherals to improve performance and ease of use in end applications.

The extended interrupt handler provides 16 interrupt sources into the CIP-51 (as opposed to 7 for the standard 8051), allowing numerous analog and digital peripherals to interrupt the controller. An interrupt driven system requires less intervention by the MCU, giving it more effective throughput. The extra interrupt sources are very useful when building multi-tasking, real-time systems.

Eight reset sources are available: power-on reset circuitry (POR), an on-chip V_{DD} Monitor (forces reset when power supply voltage drops below V_{RST} as given in Table 12.1 on page 134), a Watchdog Timer, a Missing Clock Detector, a voltage level detection from Comparator0, a forced software reset, an external reset pin, and an illegal Flash access protection circuit. Each reset source except for the POR, Reset Input Pin, or Flash error may be disabled by the user in software. The WDT may be permanently enabled in software after a power-on reset during MCU initialization.

The internal oscillator factory calibrated to 24.5 MHz $\pm 2\%$. This internal oscillator period may be user programmed in $\sim 0.5\%$ increments. An additional low-frequency oscillator is also available which facilitates low-power operation. An external oscillator drive circuit is included, allowing an external crystal, ceramic resonator, capacitor, RC, or CMOS clock source to generate the system clock. If desired, the system clock source may be switched on-the-fly between both internal and external oscillator circuits. An external oscillator can also be extremely useful in low power applications, allowing the MCU to run from a slow (power saving) source, while periodically switching to the fast (up to 25 MHz) internal oscillator as needed. Additionally, an on-chip PLL is provided to achieve higher system clock speeds for increased throughput.




Figure 1.5. On-Chip Clock and Reset

1.2. On-Chip Memory

The CIP-51 has a standard 8051 program and data address configuration. It includes 256 bytes of data RAM, with the upper 128 bytes dual-mapped. Indirect addressing accesses the upper 128 bytes of general purpose RAM, and direct addressing accesses the 128 byte SFR address space. The lower 128 bytes of RAM are accessible via direct and indirect addressing. The first 32 bytes are addressable as four banks of general purpose registers, and the next 16 bytes can be byte addressable or bit addressable.

Program memory consists of 32/16 kB of Flash. This memory may be reprogrammed in-system in 1024 byte sectors, and requires no special off-chip programming voltage. See Figure 1.6 for the MCU system memory map.




Figure 1.6. On-Board Memory Map

1.3. On-Chip Debug Circuitry

The C8051F36x devices include on-chip Silicon Labs 2-Wire (C2) debug circuitry that provides non-intrusive, full speed, in-circuit debugging of the production part *installed in the end application*.

Silicon Labs' debugging system supports inspection and modification of memory and registers, breakpoints, and single stepping. No additional target RAM, program memory, timers, or communications chan-

C8051F360/1/2/3/4/5/6/7/8/9

nels are required. All the digital and analog peripherals are functional and work correctly while debugging. All the peripherals (except for the ADC and SMBus) are stalled when the MCU is halted, during single stepping, or at a breakpoint in order to keep them synchronized.

The C8051F360DK development kit provides all the hardware and software necessary to develop application code and perform in-circuit debugging with the C8051F36x MCUs. The kit includes software with a developer's studio and debugger, an integrated 8051 assembler, and a debug adapter. It also has a target application board with the associated MCU installed and prototyping area, plus the required cables, and wall-mount power supply. The Development Kit requires a PC running Windows98SE or later.

The Silicon Labs IDE interface is a vastly superior developing and debugging configuration, compared to standard MCU emulators that use on-board "ICE Chips" and require the MCU in the application board to be socketed. Silicon Labs' debug paradigm increases ease of use and preserves the performance of the precision analog peripherals.




Figure 1.7. Development/In-System Debug Diagram

1.4. Programmable Digital I/O and Crossbar

C8051F36x devices include up to 39 I/O pins (four byte-wide Ports and one 7-bit-wide Port). The C8051F36x Ports behave like typical 8051 Ports with a few enhancements. Each Port pin may be configured as an analog input or a digital I/O pin. Pins selected as digital I/Os may additionally be configured for push-pull or open-drain output. The "weak pullups" that are fixed on typical 8051 devices may be globally disabled, providing power savings capabilities.