



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



Analog Peripherals

- **10-Bit ADC (C8051F380/1/2/3/C only)**
 - Up to 500 ksp/s
 - Built-in analog multiplexer with single-ended and differential mode
 - VREF from external pin, internal reference, or V_{DD}
 - Built-in temperature sensor
 - External conversion start input option
- **Two comparators**
- **Internal voltage reference (C8051F380/1/2/3/C only)**
- **Brown-out detector and POR Circuitry**

USB Function Controller

- USB specification 2.0 compliant
- Full speed (12 Mbps) or low speed (1.5 Mbps) operation
- Integrated clock recovery; no external crystal required for full speed or low speed
- Supports eight flexible endpoints
- 1 kB USB buffer memory
- Integrated transceiver; no external resistors required

On-Chip Debug

- On-chip debug circuitry facilitates full speed, non-intrusive in-system debug (No emulator required)
- Provides breakpoints, single stepping, inspect/modify memory and registers
- Superior performance to emulation systems using ICE-chips, target pods, and sockets

Voltage Supply Input: 2.7 to 5.25 V

- Voltages from 2.7 to 5.25 V supported using On-Chip Voltage Regulators

High Speed 8051 μ C Core

- Pipelined instruction architecture; executes 70% of instructions in 1 or 2 system clocks
- Up to 48 MIPS operation
- Expanded interrupt handler

Memory

- 4352 or 2304 Bytes RAM
- 64, 32, or 16 kB Flash; In-system programmable in 512-byte sectors

Digital Peripherals

- 40/25 Port I/O; All 5 V tolerant with high sink current
- Hardware enhanced SPI™, two I²C/SMBus™, and two enhanced UART serial ports
- Six general purpose 16-bit counter/timers
- 16-bit programmable counter array (PCA) with five capture/compare modules
- External Memory Interface (EMIF)


Clock Sources

- Internal Oscillator: $\pm 0.25\%$ accuracy with clock recovery enabled. Supports all USB and UART modes
- External Oscillator: Crystal, RC, C, or clock (1 or 2 Pin modes)
- Low Frequency (80 kHz) Internal Oscillator
- Can switch between clock sources on-the-fly

Packages

- 48-pin TQFP (C8051F380/2/4/6)
- 32-pin LQFP (C8051F381/3/5/7/C)
- 5x5 mm 32-pin QFN (C8051F381/3/5/7/C)

Temperature Range: -40 to +85 °C



C8051F380/1/2/3/4/5/6/7/C



Table of Contents

1. System Overview	16
2. C8051F34x Compatibility	20
2.1. Hardware Incompatibilities	21
3. Pinout and Package Definitions	22
4. Typical Connection Diagrams	34
4.1. Power	34
4.2. USB	36
4.3. Voltage Reference (VREF).....	36
5. Electrical Characteristics	37
5.1. Absolute Maximum Specifications.....	37
5.2. Electrical Characteristics	38
6. 10-Bit ADC (ADC0, C8051F380/1/2/3/C only)	46
6.1. Output Code Formatting	47
6.3. Modes of Operation	50
6.3.1. Starting a Conversion.....	50
6.3.2. Tracking Modes.....	51
6.3.3. Settling Time Requirements.....	52
6.4. Programmable Window Detector.....	56
6.4.1. Window Detector Example.....	58
6.5. ADC0 Analog Multiplexer (C8051F380/1/2/3/C only)	59
7. Voltage Reference Options	62
8. Comparator0 and Comparator1	64
8.1. Comparator Multiplexers	71
9. Voltage Regulators (REG0 and REG1).....	74
9.1. Voltage Regulator (REG0).....	74
9.1.1. Regulator Mode Selection.....	74
9.1.2. VBUS Detection	74
9.2. Voltage Regulator (REG1).....	74
10. Power Management Modes.....	76
10.1. Idle Mode.....	76
10.2. Stop Mode	77
10.3. Suspend Mode	77
11. CIP-51 Microcontroller.....	79
11.1. Instruction Set.....	80
11.1.1. Instruction and CPU Timing	80
11.2. CIP-51 Register Descriptions	85
12. Prefetch Engine.....	88
13. Memory Organization	89
13.1. Program Memory	91
13.2. Data Memory	91
13.3. General Purpose Registers	92
13.4. Bit Addressable Locations	92
13.5. Stack	92

C8051F380/1/2/3/4/5/6/7/C

14. External Data Memory Interface and On-Chip XRAM	93
14.1. Accessing XRAM.....	93
14.1.1. 16-Bit MOVX Example	93
14.1.2. 8-Bit MOVX Example	93
14.2. Accessing USB FIFO Space	94
14.3. Configuring the External Memory Interface	95
14.4. Port Configuration.....	95
14.5. Multiplexed and Non-multiplexed Selection.....	98
14.5.1. Multiplexed Configuration.....	98
14.5.2. Non-multiplexed Configuration.....	98
14.6. Memory Mode Selection.....	100
14.6.1. Internal XRAM Only	100
14.6.2. Split Mode without Bank Select.....	100
14.6.3. Split Mode with Bank Select.....	101
14.6.4. External Only.....	101
14.7. Timing	102
14.7.1. Non-multiplexed Mode	104
14.7.1.1. 16-bit MOVX: EMIOCF[4:2] = 101, 110, or 111.....	104
14.7.1.2. 8-bit MOVX without Bank Select: EMIOCF[4:2] = 101 or 111	105
14.7.1.3. 8-bit MOVX with Bank Select: EMIOCF[4:2] = 110	106
14.7.2. Multiplexed Mode	107
14.7.2.1. 16-bit MOVX: EMIOCF[4:2] = 001, 010, or 011.....	107
14.7.2.2. 8-bit MOVX without Bank Select: EMIOCF[4:2] = 001 or 011	108
14.7.2.3. 8-bit MOVX with Bank Select: EMIOCF[4:2] = 010	109
15. Special Function Registers	111
15.1. 13.1. SFR Paging	111
16. Interrupts	118
16.1. MCU Interrupt Sources and Vectors.....	119
16.1.1. Interrupt Priorities.....	119
16.1.2. Interrupt Latency	119
16.2. Interrupt Register Descriptions	119
16.3. INT0 and INT1 External Interrupt Sources	127
17. Reset Sources	129
17.1. Power-On Reset.....	130
17.2. Power-Fail Reset / VDD Monitor	131
17.3. External Reset.....	132
17.4. Missing Clock Detector Reset	132
17.5. Comparator0 Reset	132
17.6. PCA Watchdog Timer Reset	133
17.7. Flash Error Reset	133
17.8. Software Reset.....	133
17.9. USB Reset.....	133
18. Flash Memory	135
18.1. Programming The Flash Memory	135
18.1.1. Flash Lock and Key Functions.....	135

18.1.2. Flash Erase Procedure	135
18.1.3. Flash Write Procedure	136
18.2. Non-Volatile Data Storage	137
18.3. Security Options	137
19. Oscillators and Clock Selection	142
19.1. System Clock Selection	143
19.2. USB Clock Selection	143
19.3. Programmable Internal High-Frequency (H-F) Oscillator	145
19.3.1. Internal Oscillator Suspend Mode	145
19.4. Clock Multiplier	147
19.5. Programmable Internal Low-Frequency (L-F) Oscillator	148
19.5.1. Calibrating the Internal L-F Oscillator	148
19.6. External Oscillator Drive Circuit	149
19.6.1. External Crystal Mode	149
19.6.2. External RC Example	151
19.6.3. External Capacitor Example	151
20. Port Input/Output	153
20.1. Priority Crossbar Decoder	154
20.2. Port I/O Initialization	158
20.3. General Purpose Port I/O	161
21. Universal Serial Bus Controller (USB0)	172
21.1. Endpoint Addressing	172
21.2. USB Transceiver	173
21.3. USB Register Access	175
21.4. USB Clock Configuration	179
21.5. FIFO Management	181
21.5.1. FIFO Split Mode	181
21.5.2. FIFO Double Buffering	182
21.5.1. FIFO Access	182
21.6. Function Addressing	183
21.7. Function Configuration and Control	183
21.8. Interrupts	186
21.9. The Serial Interface Engine	193
21.10. Endpoint0	193
21.10.1. Endpoint0 SETUP Transactions	193
21.10.2. Endpoint0 IN Transactions	193
21.10.3. Endpoint0 OUT Transactions	194
21.11. Configuring Endpoints1-3	196
21.12. Controlling Endpoints1-3 IN	197
21.12.1. Endpoints1-3 IN Interrupt or Bulk Mode	197
21.12.2. Endpoints1-3 IN Isochronous Mode	198
21.13. Controlling Endpoints1-3 OUT	201
21.13.1. Endpoints1-3 OUT Interrupt or Bulk Mode	201
21.13.2. Endpoints1-3 OUT Isochronous Mode	201
22. SMBus0 and SMBus1 (I2C Compatible)	205

C8051F380/1/2/3/4/5/6/7/C

22.1. Supporting Documents	206
22.2. SMBus Configuration.....	206
22.3. SMBus Operation	206
22.3.1. Transmitter Vs. Receiver.....	207
22.3.2. Arbitration.....	207
22.3.3. Clock Low Extension.....	207
22.3.4. SCL Low Timeout.....	207
22.3.5. SCL High (SMBus Free) Timeout	208
22.4. Using the SMBus.....	208
22.4.1. SMBus Configuration Register.....	208
22.4.2. SMBus Timing Control Register.....	210
22.4.3. SMBnCN Control Register	214
22.4.3.1. Software ACK Generation	214
22.4.3.2. Hardware ACK Generation	214
22.4.4. Hardware Slave Address Recognition	217
22.4.5. Data Register	221
22.5. SMBus Transfer Modes.....	223
22.5.1. Write Sequence (Master)	223
22.5.2. Read Sequence (Master)	224
22.5.3. Write Sequence (Slave)	225
22.5.4. Read Sequence (Slave).....	226
22.6. SMBus Status Decoding.....	226
23. UART0	232
23.1. Enhanced Baud Rate Generation.....	233
23.2. Operational Modes	234
23.2.1. 8-Bit UART	234
23.2.2. 9-Bit UART.....	235
23.3. Multiprocessor Communications	236
24. UART1	240
24.1. Baud Rate Generator	241
24.2. Data Format.....	242
24.3. Configuration and Operation	243
24.3.1. Data Transmission	243
24.3.2. Data Reception	243
24.3.3. Multiprocessor Communications	244
25. Enhanced Serial Peripheral Interface (SPI0)	250
25.1. Signal Descriptions.....	251
25.1.1. Master Out, Slave In (MOSI).....	251
25.1.2. Master In, Slave Out (MISO).....	251
25.1.3. Serial Clock (SCK)	251
25.1.4. Slave Select (NSS)	251
25.2. SPI0 Master Mode Operation.....	251
25.3. SPI0 Slave Mode Operation.....	253
25.4. SPI0 Interrupt Sources	254
25.5. Serial Clock Phase and Polarity	254

25.6. SPI Special Function Registers	256
26. Timers	263
26.1. Timer 0 and Timer 1	266
26.1.1. Mode 0: 13-bit Counter/Timer	266
26.1.2. Mode 1: 16-bit Counter/Timer	267
26.1.3. Mode 2: 8-bit Counter/Timer with Auto-Reload.....	267
26.1.4. Mode 3: Two 8-bit Counter/Timers (Timer 0 Only).....	268
26.2. Timer 2	274
26.2.1. 16-bit Timer with Auto-Reload.....	274
26.2.2. 8-bit Timers with Auto-Reload.....	275
26.2.3. Timer 2 Capture Modes: USB Start-of-Frame or LFO Falling Edge	275
26.3. Timer 3	281
26.3.1. 16-bit Timer with Auto-Reload.....	281
26.3.2. 8-bit Timers with Auto-Reload.....	282
26.3.3. Timer 3 Capture Modes: USB Start-of-Frame or LFO Falling Edge	282
26.4. Timer 4	288
26.4.1. 16-bit Timer with Auto-Reload.....	288
26.4.2. 8-bit Timers with Auto-Reload.....	289
26.5. Timer 5	293
26.5.1. 16-bit Timer with Auto-Reload.....	293
26.5.2. 8-bit Timers with Auto-Reload.....	294
27. Programmable Counter Array.....	298
27.1. PCA Counter/Timer	299
27.2. PCA0 Interrupt Sources.....	300
27.3. Capture/Compare Modules	301
27.3.1. Edge-triggered Capture Mode.....	302
27.3.2. Software Timer (Compare) Mode.....	303
27.3.3. High-Speed Output Mode	304
27.3.4. Frequency Output Mode	305
27.3.5. 8-bit Pulse Width Modulator Mode	306
27.3.6. 16-Bit Pulse Width Modulator Mode.....	307
27.4. Watchdog Timer Mode	308
27.4.1. Watchdog Timer Operation	308
27.4.2. Watchdog Timer Usage	309
27.5. Register Descriptions for PCA0.....	311
28. C2 Interface	316
28.1. C2 Interface Registers.....	316
28.2. C2 Pin Sharing	319
Document Change List.....	320
Contact Information.....	321

List of Figures

Figure 1.1. C8051F380/2/4/6 Block Diagram	18
Figure 1.2. C8051F381/3/5/7/C Block Diagram	19
Figure 3.1. TQFP-48 Pinout Diagram (Top View)	25
Figure 3.2. TQFP-48 Package Diagram	26
Figure 3.3. TQFP-48 Recommended PCB Land Pattern	27
Figure 3.4. LQFP-32 Pinout Diagram (Top View)	28
Figure 3.5. LQFP-32 Package Diagram	29
Figure 3.6. LQFP-32 Recommended PCB Land Pattern	30
Figure 3.7. QFN-32 Pinout Diagram (Top View)	31
Figure 3.8. QFN-32 Package Drawing	32
Figure 3.9. QFN-32 Recommended PCB Land Pattern	33
Figure 4.1. Connection Diagram with Voltage Regulator Used and No USB	34
Figure 4.2. Connection Diagram with Voltage Regulator Not Used and No USB ...	34
Figure 4.3. Connection Diagram with Voltage Regulator Used and USB Connected (Bus-Powered)	35
Figure 4.4. Connection Diagram with Voltage Regulator Used and USB Connected (Self-Powered)	35
Figure 4.5. Connection Diagram for USB Pins	36
Figure 4.6. Connection Diagram for Internal Voltage Reference	36
Figure 6.1. ADC0 Functional Block Diagram	46
Figure 6.2. Typical Temperature Sensor Transfer Function	48
Figure 6.3. Temperature Sensor Error with 1-Point Calibration	49
Figure 6.4. 10-Bit ADC Track and Conversion Example Timing	51
Figure 6.5. ADC0 Equivalent Input Circuits	52
Figure 6.6. ADC Window Compare Example: Right-Justified Data	58
Figure 6.7. ADC Window Compare Example: Left-Justified Data	58
Figure 7.1. Voltage Reference Functional Block Diagram	62
Figure 8.1. Comparator0 Functional Block Diagram	64
Figure 8.2. Comparator1 Functional Block Diagram	65
Figure 8.3. Comparator Hysteresis Plot	66
Figure 8.4. Comparator Input Multiplexer Block Diagram	71
Figure 11.1. CIP-51 Block Diagram	79
Figure 13.1. On-Chip Memory Map for 64 kB Devices (C8051F380/1/4/5)	89
Figure 13.2. On-Chip Memory Map for 32 kB Devices (C8051F382/3/6/7)	90
Figure 13.3. On-Chip Memory Map for 16 kB Devices (C8051F38C)	91
Figure 14.1. USB FIFO Space and XRAM Memory Map with USBFAE set to '1' ...	94
Figure 14.2. Multiplexed Configuration Example	98
Figure 14.3. Non-multiplexed Configuration Example	99
Figure 14.4. EMIF Operating Modes	100
Figure 14.5. Non-Multiplexed 16-bit MOVX Timing	104
Figure 14.6. Non-multiplexed 8-bit MOVX without Bank Select Timing	105
Figure 14.7. Non-multiplexed 8-bit MOVX with Bank Select Timing	106
Figure 14.8. Multiplexed 16-bit MOVX Timing	107

C8051F380/1/2/3/4/5/6/7/C

Figure 14.9. Multiplexed 8-bit MOVX without Bank Select Timing	108
Figure 14.10. Multiplexed 8-bit MOVX with Bank Select Timing	109
Figure 17.1. Reset Sources	129
Figure 17.2. Power-On and VDD Monitor Reset Timing	130
Figure 18.1. Flash Program Memory Map and Security Byte	137
Figure 19.1. Oscillator Options	142
Figure 19.2. External Crystal Example	150
Figure 20.1. Port I/O Functional Block Diagram (Port 0 through Port 3)	153
Figure 20.2. Port I/O Cell Block Diagram	154
Figure 20.3. Peripheral Availability on Port I/O Pins	155
Figure 20.4. Crossbar Priority Decoder in Example Configuration (No Pins Skipped)	156
Figure 20.5. Crossbar Priority Decoder in Example Configuration (3 Pins Skipped)	157
Figure 21.1. USB0 Block Diagram	172
Figure 21.2. USB0 Register Access Scheme	175
Figure 21.3. USB FIFO Allocation	181
Figure 22.1. SMBus Block Diagram	205
Figure 22.2. Typical SMBus Configuration	206
Figure 22.3. SMBus Transaction	207
Figure 22.4. Typical SMBus SCL Generation	209
Figure 22.5. Typical Master Write Sequence	223
Figure 22.6. Typical Master Read Sequence	224
Figure 22.7. Typical Slave Write Sequence	225
Figure 22.8. Typical Slave Read Sequence	226
Figure 23.1. UART0 Block Diagram	232
Figure 23.2. UART0 Baud Rate Logic	233
Figure 23.3. UART Interconnect Diagram	234
Figure 23.4. 8-Bit UART Timing Diagram	234
Figure 23.5. 9-Bit UART Timing Diagram	235
Figure 23.6. UART Multi-Processor Mode Interconnect Diagram	236
Figure 24.1. UART1 Block Diagram	240
Figure 24.2. UART1 Timing Without Parity or Extra Bit	242
Figure 24.3. UART1 Timing With Parity	242
Figure 24.4. UART1 Timing With Extra Bit	242
Figure 24.5. Typical UART Interconnect Diagram	243
Figure 24.6. UART Multi-Processor Mode Interconnect Diagram	244
Figure 25.1. SPI Block Diagram	250
Figure 25.2. Multiple-Master Mode Connection Diagram	252
Figure 25.3. 3-Wire Single Master and 3-Wire Single Slave Mode Connection Diagram	252
Figure 25.4. 4-Wire Single Master Mode and 4-Wire Slave Mode Connection Diagram	253
Figure 25.5. Master Mode Data/Clock Timing	255
Figure 25.6. Slave Mode Data/Clock Timing (CKPHA = 0)	255

Figure 25.7. Slave Mode Data/Clock Timing (CKPHA = 1)	256
Figure 25.8. SPI Master Timing (CKPHA = 0)	260
Figure 25.9. SPI Master Timing (CKPHA = 1)	260
Figure 25.10. SPI Slave Timing (CKPHA = 0)	261
Figure 25.11. SPI Slave Timing (CKPHA = 1)	261
Figure 26.1. T0 Mode 0 Block Diagram	267
Figure 26.2. T0 Mode 2 Block Diagram	268
Figure 26.3. T0 Mode 3 Block Diagram	269
Figure 26.4. Timer 2 16-Bit Mode Block Diagram	274
Figure 26.5. Timer 2 8-Bit Mode Block Diagram	275
Figure 26.6. Timer 2 Capture Mode (T2SPLIT = 0)	276
Figure 26.7. Timer 2 Capture Mode (T2SPLIT = 0)	277
Figure 26.8. Timer 3 16-Bit Mode Block Diagram	281
Figure 26.9. Timer 3 8-Bit Mode Block Diagram	282
Figure 26.10. Timer 3 Capture Mode (T3SPLIT = 0)	283
Figure 26.11. Timer 3 Capture Mode (T3SPLIT = 0)	284
Figure 26.12. Timer 4 16-Bit Mode Block Diagram	288
Figure 26.13. Timer 4 8-Bit Mode Block Diagram	289
Figure 26.14. Timer 5 16-Bit Mode Block Diagram	293
Figure 26.15. Timer 5 8-Bit Mode Block Diagram	294
Figure 27.1. PCA Block Diagram	298
Figure 27.2. PCA Counter/Timer Block Diagram	299
Figure 27.3. PCA Interrupt Block Diagram	300
Figure 27.4. PCA Capture Mode Diagram	302
Figure 27.5. PCA Software Timer Mode Diagram	303
Figure 27.6. PCA High-Speed Output Mode Diagram	304
Figure 27.7. PCA Frequency Output Mode	305
Figure 27.8. PCA 8-Bit PWM Mode Diagram	306
Figure 27.9. PCA 16-Bit PWM Mode	307
Figure 27.10. PCA Module 4 with Watchdog Timer Enabled	308
Figure 28.1. Typical C2 Pin Sharing	319

List of Tables

Table 1.1. Product Selection Guide	17
Table 2.1. C8051F38x Replacement Part Numbers	20
Table 3.1. Pin Definitions for the C8051F380/1/2/3/4/5/6/7/C	22
Table 3.2. TQFP-48 Package Dimensions	26
Table 3.3. TQFP-48 PCB Land Pattern Dimensions	27
Table 3.4. LQFP-32 Package Dimensions	29
Table 3.5. LQFP-32 PCB Land Pattern Dimensions	30
Table 3.6. QFN-32 Package Dimensions	32
Table 3.7. QFN-32 PCB Land Pattern Dimensions	33
Table 5.1. Absolute Maximum Ratings	37
Table 5.2. Global Electrical Characteristics	38
Table 5.3. Port I/O DC Electrical Characteristics	39
Table 5.4. Reset Electrical Characteristics	39
Table 5.5. Internal Voltage Regulator Electrical Characteristics	40
Table 5.6. Flash Electrical Characteristics	40
Table 5.7. Internal High-Frequency Oscillator Electrical Characteristics	41
Table 5.8. Internal Low-Frequency Oscillator Electrical Characteristics	41
Table 5.9. External Oscillator Electrical Characteristics	41
Table 5.10. ADC0 Electrical Characteristics	42
Table 5.11. Temperature Sensor Electrical Characteristics	43
Table 5.12. Voltage Reference Electrical Characteristics	43
Table 5.13. Comparator Electrical Characteristics	44
Table 5.14. USB Transceiver Electrical Characteristics	45
Table 11.1. CIP-51 Instruction Set Summary	81
Table 14.1. AC Parameters for External Memory Interface	110
Table 15.1. Special Function Register (SFR) Memory Map	112
Table 15.2. Special Function Registers	113
Table 16.1. Interrupt Summary	120
Table 21.1. Endpoint Addressing Scheme	173
Table 21.2. USB0 Controller Registers	178
Table 21.3. FIFO Configurations	182
Table 22.1. SMBus Clock Source Selection	209
Table 22.2. Minimum SDA Setup and Hold Times	210
Table 22.3. Sources for Hardware Changes to SMBnCN	217
Table 22.4. Hardware Address Recognition Examples (EHACK = 1)	218
Table 22.5. SMBus Status Decoding: Hardware ACK Disabled (EHACK = 0)	227
Table 22.6. SMBus Status Decoding: Hardware ACK Enabled (EHACK = 1)	229
Table 23.1. Timer Settings for Standard Baud Rates Using Internal Oscillator	238
Table 24.1. Baud Rate Generator Settings for Standard Baud Rates	241
Table 25.1. SPI Slave Timing Parameters	262
Table 27.1. PCA Timebase Input Options	299
Table 27.2. PCA0CPM Bit Settings for PCA Capture/Compare Modules	301
Table 27.3. Watchdog Timer Timeout Intervals1	310

List of Registers

SFR Definition 6.1. ADC0CF: ADC0 Configuration	53
SFR Definition 6.2. ADC0H: ADC0 Data Word MSB	54
SFR Definition 6.3. ADC0L: ADC0 Data Word LSB	54
SFR Definition 6.4. ADC0CN: ADC0 Control	55
SFR Definition 6.5. ADC0GTH: ADC0 Greater-Than Data High Byte	56
SFR Definition 6.6. ADC0GTL: ADC0 Greater-Than Data Low Byte	56
SFR Definition 6.7. ADC0LTH: ADC0 Less-Than Data High Byte	57
SFR Definition 6.8. ADC0LTL: ADC0 Less-Than Data Low Byte	57
SFR Definition 6.9. AMX0P: AMUX0 Positive Channel Select	60
SFR Definition 6.10. AMX0N: AMUX0 Negative Channel Select	61
SFR Definition 7.1. REF0CN: Reference Control	63
SFR Definition 8.1. CPT0CN: Comparator0 Control	67
SFR Definition 8.2. CPT0MD: Comparator0 Mode Selection	68
SFR Definition 8.3. CPT1CN: Comparator1 Control	69
SFR Definition 8.4. CPT1MD: Comparator1 Mode Selection	70
SFR Definition 8.5. CPT0MX: Comparator0 MUX Selection	72
SFR Definition 8.6. CPT1MX: Comparator1 MUX Selection	73
SFR Definition 9.1. REG01CN: Voltage Regulator Control	75
SFR Definition 10.1. PCON: Power Control	78
SFR Definition 11.1. DPL: Data Pointer Low Byte	85
SFR Definition 11.2. DPH: Data Pointer High Byte	85
SFR Definition 11.3. SP: Stack Pointer	86
SFR Definition 11.4. ACC: Accumulator	86
SFR Definition 11.5. B: B Register	86
SFR Definition 11.6. PSW: Program Status Word	87
SFR Definition 12.1. PFE0CN: Prefetch Engine Control	88
SFR Definition 14.1. EMI0CN: External Memory Interface Control	96
SFR Definition 14.2. EMI0CF: External Memory Interface Configuration	97
SFR Definition 14.3. EMI0TC: External Memory Timing Control	103
SFR Definition 15.1. SFRPAGE: SFR Page	111
SFR Definition 16.1. IE: Interrupt Enable	121
SFR Definition 16.2. IP: Interrupt Priority	122
SFR Definition 16.3. EIE1: Extended Interrupt Enable 1	123
SFR Definition 16.4. EIP1: Extended Interrupt Priority 1	124
SFR Definition 16.5. EIE2: Extended Interrupt Enable 2	125
SFR Definition 16.6. EIP2: Extended Interrupt Priority 2	126
SFR Definition 16.7. IT01CF: INT0/INT1 ConfigurationO	128
SFR Definition 17.1. VDM0CN: VDD Monitor Control	132
SFR Definition 17.2. RSTSRC: Reset Source	134
SFR Definition 18.1. PSCTL: Program Store R/W Control	139
SFR Definition 18.2. FLKEY: Flash Lock and Key	140
SFR Definition 18.3. FLSCL: Flash Scale	141
SFR Definition 19.1. CLKSEL: Clock Select	144

C8051F380/1/2/3/4/5/6/7/C

SFR Definition 19.2. OSCICL: Internal H-F Oscillator Calibration	145
SFR Definition 19.3. OSCICN: Internal H-F Oscillator Control	146
SFR Definition 19.4. CLKMUL: Clock Multiplier Control	147
SFR Definition 19.5. OSCLCN: Internal L-F Oscillator Control	148
SFR Definition 19.6. OSCXCN: External Oscillator Control	152
SFR Definition 20.1. XBR0: Port I/O Crossbar Register 0	159
SFR Definition 20.2. XBR1: Port I/O Crossbar Register 1	160
SFR Definition 20.3. XBR2: Port I/O Crossbar Register 2	161
SFR Definition 20.4. P0: Port 0	162
SFR Definition 20.5. P0MDIN: Port 0 Input Mode	162
SFR Definition 20.6. P0MDOUT: Port 0 Output Mode	163
SFR Definition 20.7. P0SKIP: Port 0 Skip	163
SFR Definition 20.8. P1: Port 1	164
SFR Definition 20.9. P1MDIN: Port 1 Input Mode	164
SFR Definition 20.10. P1MDOUT: Port 1 Output Mode	165
SFR Definition 20.11. P1SKIP: Port 1 Skip	165
SFR Definition 20.12. P2: Port 2	166
SFR Definition 20.13. P2MDIN: Port 2 Input Mode	166
SFR Definition 20.14. P2MDOUT: Port 2 Output Mode	167
SFR Definition 20.15. P2SKIP: Port 2 Skip	167
SFR Definition 20.16. P3: Port 3	168
SFR Definition 20.17. P3MDIN: Port 3 Input Mode	168
SFR Definition 20.18. P3MDOUT: Port 3 Output Mode	169
SFR Definition 20.19. P3SKIP: Port 3 Skip	169
SFR Definition 20.20. P4: Port 4	170
SFR Definition 20.21. P4MDIN: Port 4 Input Mode	170
SFR Definition 20.22. P4MDOUT: Port 4 Output Mode	171
SFR Definition 21.1. USB0XCN: USB0 Transceiver Control	174
SFR Definition 21.2. USB0ADR: USB0 Indirect Address	176
SFR Definition 21.3. USB0DAT: USB0 Data	177
USB Register Definition 21.4. INDEX: USB0 Endpoint Index	179
USB Register Definition 21.5. CLKREC: Clock Recovery Control	180
USB Register Definition 21.6. FIFOn: USB0 Endpoint FIFO Access	182
USB Register Definition 21.7. FADDR: USB0 Function Address	183
USB Register Definition 21.8. POWER: USB0 Power	185
USB Register Definition 21.9. FRAMEL: USB0 Frame Number Low	186
USB Register Definition 21.10. FRAMEH: USB0 Frame Number High	186
USB Register Definition 21.11. IN1INT: USB0 IN Endpoint Interrupt	187
USB Register Definition 21.12. OUT1INT: USB0 OUT Endpoint Interrupt	188
USB Register Definition 21.13. CMINT: USB0 Common Interrupt	189
USB Register Definition 21.14. IN1IE: USB0 IN Endpoint Interrupt Enable	190
USB Register Definition 21.15. OUT1IE: USB0 OUT Endpoint Interrupt Enable	191
USB Register Definition 21.16. CMIE: USB0 Common Interrupt Enable	192
USB Register Definition 21.17. E0CSR: USB0 Endpoint0 Control	195
USB Register Definition 21.18. E0CNT: USB0 Endpoint0 Data Count	196

C8051F380/1/2/3/4/5/6/7/C

USB Register Definition 21.19. EENABLE: USB0 Endpoint Enable	197
USB Register Definition 21.20. EINCSRL: USB0 IN Endpoint Control Low	199
USB Register Definition 21.21. EINCSRH: USB0 IN Endpoint Control High	200
USB Register Definition 21.22. EOUTCSRL: USB0 OUT Endpoint Control Low Byte	202
USB Register Definition 21.23. EOUTCSRH: USB0 OUT Endpoint Control High Byte	203
USB Register Definition 21.24. EOUTCNTL: USB0 OUT Endpoint Count Low	203
USB Register Definition 21.25. EOUTCNTH: USB0 OUT Endpoint Count High	204
SFR Definition 22.1. SMB0CF: SMBus Clock/Configuration	211
SFR Definition 22.2. SMB1CF: SMBus Clock/Configuration	212
SFR Definition 22.3. SMBTC: SMBus Timing Control	213
SFR Definition 22.4. SMB0CN: SMBus Control	215
SFR Definition 22.5. SMB1CN: SMBus Control	216
SFR Definition 22.6. SMB0ADR: SMBus0 Slave Address	218
SFR Definition 22.7. SMB0ADM: SMBus0 Slave Address Mask	219
SFR Definition 22.8. SMB1ADR: SMBus1 Slave Address	219
SFR Definition 22.9. SMB1ADM: SMBus1 Slave Address Mask	220
SFR Definition 22.10. SMB0DAT: SMBus Data	221
SFR Definition 22.11. SMB1DAT: SMBus Data	222
SFR Definition 23.1. SCON0: Serial Port 0 Control	237
SFR Definition 23.2. SBUF0: Serial (UART0) Port Data Buffer	238
SFR Definition 24.1. SCON1: UART1 Control	245
SFR Definition 24.2. SMOD1: UART1 Mode	246
SFR Definition 24.3. SBUF1: UART1 Data Buffer	247
SFR Definition 24.4. SBCON1: UART1 Baud Rate Generator Control	248
SFR Definition 24.5. SBRLH1: UART1 Baud Rate Generator High Byte	248
SFR Definition 24.6. SBRL1: UART1 Baud Rate Generator Low Byte	249
SFR Definition 25.1. SPI0CFG: SPI0 Configuration	257
SFR Definition 25.2. SPI0CN: SPI0 Control	258
SFR Definition 25.3. SPI0CKR: SPI0 Clock Rate	259
SFR Definition 25.4. SPI0DAT: SPI0 Data	259
SFR Definition 26.1. CKCON: Clock Control	264
SFR Definition 26.2. CKCON1: Clock Control 1	265
SFR Definition 26.3. TCON: Timer Control	270
SFR Definition 26.4. TMOD: Timer Mode	271
SFR Definition 26.5. TL0: Timer 0 Low Byte	272
SFR Definition 26.6. TL1: Timer 1 Low Byte	272
SFR Definition 26.7. TH0: Timer 0 High Byte	273
SFR Definition 26.8. TH1: Timer 1 High Byte	273
SFR Definition 26.9. TMR2CN: Timer 2 Control	278
SFR Definition 26.10. TMR2RLL: Timer 2 Reload Register Low Byte	279
SFR Definition 26.11. TMR2RLH: Timer 2 Reload Register High Byte	279
SFR Definition 26.12. TMR2L: Timer 2 Low Byte	279
SFR Definition 26.13. TMR2H: Timer 2 High Byte	280
SFR Definition 26.14. TMR3CN: Timer 3 Control	285

C8051F380/1/2/3/4/5/6/7/C

SFR Definition 26.15. TMR3RLL: Timer 3 Reload Register Low Byte	286
SFR Definition 26.16. TMR3RLH: Timer 3 Reload Register High Byte	286
SFR Definition 26.17. TMR3L: Timer 3 Low Byte	286
SFR Definition 26.18. TMR3H Timer 3 High Byte	287
SFR Definition 26.19. TMR4CN: Timer 4 Control	290
SFR Definition 26.20. TMR4RLL: Timer 4 Reload Register Low Byte	291
SFR Definition 26.21. TMR4RLH: Timer 4 Reload Register High Byte	291
SFR Definition 26.22. TMR4L: Timer 4 Low Byte	291
SFR Definition 26.23. TMR4H Timer 4 High Byte	292
SFR Definition 26.24. TMR5CN: Timer 5 Control	295
SFR Definition 26.25. TMR5RLL: Timer 5 Reload Register Low Byte	296
SFR Definition 26.26. TMR5RLH: Timer 5 Reload Register High Byte	296
SFR Definition 26.27. TMR5L: Timer 5 Low Byte	296
SFR Definition 26.28. TMR5H Timer 5 High Byte	297
SFR Definition 27.1. PCA0CN: PCA Control	311
SFR Definition 27.2. PCA0MD: PCA Mode	312
SFR Definition 27.3. PCA0CPMn: PCA Capture/Compare Mode	313
SFR Definition 27.4. PCA0L: PCA Counter/Timer Low Byte	314
SFR Definition 27.5. PCA0H: PCA Counter/Timer High Byte	314
SFR Definition 27.6. PCA0CPLn: PCA Capture Module Low Byte	315
SFR Definition 27.7. PCA0CPHn: PCA Capture Module High Byte	315
C2 Register Definition 28.1. C2ADD: C2 Address	316
C2 Register Definition 28.2. DEVICEID: C2 Device ID	317
C2 Register Definition 28.3. REVID: C2 Revision ID	317
C2 Register Definition 28.4. FPCTL: C2 Flash Programming Control	318
C2 Register Definition 28.5. FPDAT: C2 Flash Programming Data	318

1. System Overview

C8051F380/1/2/3/4/5/6/7/C devices are fully integrated mixed-signal System-on-a-Chip MCUs. Highlighted features are listed below. Refer to Table 1.1 for specific product feature selection.

- High-speed pipelined 8051-compatible microcontroller core (up to 48 MIPS)
- In-system, full-speed, non-intrusive debug interface (on-chip)
- Universal Serial Bus (USB) Function Controller with eight flexible endpoint pipes, integrated transceiver, and 1 kB FIFO RAM
- Supply Voltage Regulator
- True 10-bit 500 ksp/s differential / single-ended ADC with analog multiplexer
- On-chip Voltage Reference and Temperature Sensor
- On-chip Voltage Comparators (2)
- Precision internal calibrated 48 MHz internal oscillator
- Internal low-frequency oscillator for additional power savings
- Up to 64 kB of on-chip Flash memory
- Up to 4352 Bytes of on-chip RAM (256 + 4 kB)
- External Memory Interface (EMIF) available on 48-pin versions.
- 2 I²C/SMBus, 2 UARTs, and Enhanced SPI serial interfaces implemented in hardware
- Four general-purpose 16-bit timers
- Programmable Counter/Timer Array (PCA) with five capture/compare modules and Watchdog Timer function
- On-chip Power-On Reset, V_{DD} Monitor, and Missing Clock Detector
- Up to 40 Port I/O (5 V tolerant)

With on-chip Power-On Reset, V_{DD} monitor, Voltage Regulator, Watchdog Timer, and clock oscillator, C8051F380/1/2/3/4/5/6/7/C devices are truly stand-alone System-on-a-Chip solutions. The Flash memory can be reprogrammed in-circuit, providing non-volatile data storage, and also allowing field upgrades of the 8051 firmware. User software has complete control of all peripherals, and may individually shut down any or all peripherals for power savings.

The on-chip Silicon Labs 2-Wire (C2) Development Interface allows non-intrusive (uses no on-chip resources), full speed, in-circuit debugging using the production MCU installed in the final application. This debug logic supports inspection and modification of memory and registers, setting breakpoints, single stepping, run and halt commands. All analog and digital peripherals are fully functional while debugging using C2. The two C2 interface pins can be shared with user functions, allowing in-system debugging without occupying package pins.

Each device is specified for 2.7–5.25 V operation over the industrial temperature range (–40 to +85 °C). For voltages above 3.6 V, the on-chip Voltage Regulator must be used. A minimum of 3.0 V is required for USB communication. The Port I/O and $\overline{\text{RST}}$ pins are tolerant of input signals up to 5 V. C8051F380/1/2/3/4/5/6/7/C devices are available in 48-pin TQFP, 32-pin LQFP, or 32-pin QFN packages. See Table 1.1, “Product Selection Guide,” on page 17 for feature and package choices.

C8051F380/1/2/3/4/5/6/7/C

Table 1.1. Product Selection Guide

Ordering Part Number	MIPS (Peak)	Flash Memory (Bytes)	RAM	Calibrated Internal Oscillator	Low Frequency Oscillator	USB with 1k Endpoint RAM	Supply Voltage Regulator	SMBus/I2C	Enhanced SPI	UARTs	Timers (16-bit)	Programmable Counter Array	Digital Port I/O	External Memory Interface (EMIF)	10-bit 500kps ADC	Temperature Sensor	Voltage Reference	Analog Comparators	Package
C8051F380-GQ	48	64k	4352	✓	✓	✓	✓	2	✓	2	6	✓	40	✓	✓	✓	✓	2	TQFP48
C8051F381-GQ	48	64k	4352	✓	✓	✓	✓	2	✓	2	6	✓	25	—	✓	✓	✓	2	LQFP32
C8051F381-GM	48	64k	4352	✓	✓	✓	✓	2	✓	2	6	✓	25	—	✓	✓	✓	2	QFN32
C8051F382-GQ	48	32k	2304	✓	✓	✓	✓	2	✓	2	6	✓	40	✓	✓	✓	✓	2	TQFP48
C8051F383-GQ	48	32k	2304	✓	✓	✓	✓	2	✓	2	6	✓	25	—	✓	✓	✓	2	LQFP32
C8051F383-GM	48	32k	2304	✓	✓	✓	✓	2	✓	2	6	✓	25	—	✓	✓	✓	2	QFN32
C8051F384-GQ	48	64k	4352	✓	✓	✓	✓	2	✓	2	6	✓	40	✓	—	—	—	2	TQFP48
C8051F385-GQ	48	64k	4352	✓	✓	✓	✓	2	✓	2	6	✓	25	—	—	—	—	2	LQFP32
C8051F385-GM	48	64k	4352	✓	✓	✓	✓	2	✓	2	6	✓	25	—	—	—	—	2	QFN32
C8051F386-GQ	48	32k	2304	✓	✓	✓	✓	2	✓	2	6	✓	40	✓	—	—	—	2	TQFP48
C8051F387-GQ	48	32k	2304	✓	✓	✓	✓	2	✓	2	6	✓	25	—	—	—	—	2	LQFP32
C8051F387-GM	48	32k	2304	✓	✓	✓	✓	2	✓	2	6	✓	25	—	—	—	—	2	QFN32
C8051F38C-GQ	48	16k	2304	✓	✓	✓	✓	2	✓	2	6	✓	25	—	✓	✓	✓	2	LQFP32
C8051F38C-GM	48	16k	2304	✓	✓	✓	✓	2	✓	2	6	✓	25	—	✓	✓	✓	2	QFN32

C8051F380/1/2/3/4/5/6/7/C




Figure 1.1. C8051F380/2/4/6 Block Diagram

C8051F380/1/2/3/4/5/6/7/C




Figure 1.2. C8051F381/3/5/7/C Block Diagram

2. C8051F34x Compatibility

The C8051F38x family is designed to be a pin and code compatible replacement for the C8051F34x device family, with an enhanced feature set. The C8051F38x device should function as a drop-in replacement for the C8051F34x devices in most applications. Table 2.1 lists recommended replacement part numbers for C8051F34x devices. See “2.1. Hardware Incompatibilities” to determine if any changes are necessary when upgrading an existing C8051F34x design to the C8051F38x.

Table 2.1. C8051F38x Replacement Part Numbers

C8051F34x Part Number	C8051F38x Part Number
C8051F340-GQ	C8051F380-GQ
C8051F341-GQ	C8051F382-GQ
C8051F342-GQ	C8051F381-GQ
C8051F342-GM	C8051F381-GM
C8051F343-GQ	C8051F383-GQ
C8051F343-GM	C8051F383-GM
C8051F344-GQ	C8051F380-GQ
C8051F345-GQ	C8051F382-GQ
C8051F346-GQ	C8051F381-GQ
C8051F346-GM	C8051F381-GM
C8051F347-GQ	C8051F383-GQ
C8051F347-GM	C8051F383-GM
C8051F348-GQ	C8051F386-GQ
C8051F349-GQ	C8051F387-GQ
C8051F349-GM	C8051F387-GM
C8051F34A-GQ	C8051F381-GQ
C8051F34A-GM	C8051F381-GM
C8051F34B-GQ	C8051F383-GQ
C8051F34B-GM	C8051F383-GM
C8051F34C-GQ	C8051F384-GQ
C8051F34D-GQ	C8051F385-GQ

C8051F380/1/2/3/4/5/6/7/C

2.1. Hardware Incompatibilities

While the C8051F38x family includes a number of new features not found on the C8051F34x family, there are some differences that should be considered for any design port.

- **Clock Multiplier:** The C8051F38x does not include the 4x clock multiplier from the C8051F34x device families. This change only impacts systems which use the clock multiplier in conjunction with an external oscillator source.
- **External Oscillator C and RC Modes:** The C and RC modes of the oscillator have a divide-by-2 stage on the C8051F38x to aid in noise immunity. This was not present on the C8051F34x device family, and any clock generated with C or RC mode will change accordingly.
- **Fab Technology:** The C8051F38x is manufactured using a different technology process than the C8051F34x. As a result, many of the electrical performance parameters will have subtle differences. These differences should not affect most systems but it is nonetheless important to review the electrical parameters for any blocks that are used in the design, and ensure they are compatible with the existing hardware.

3. Pinout and Package Definitions

Table 3.1. Pin Definitions for the C8051F380/1/2/3/4/5/6/7/C

Name	Pin Numbers		Type	Description
	48-pin	32-pin		
V _{DD}	10	6	Power In Power Out	2.7–3.6 V Power Supply Voltage Input. 3.3 V Voltage Regulator Output.
GND	7	3		Ground.
RST/ C2CK	13	9	D I/O D I/O	Device Reset. Open-drain output of internal POR or V _{DD} monitor. An external source can initiate a system reset by driving this pin low for at least 15 μs. Clock signal for the C2 Debug Interface.
C2D	14	—	D I/O	Bi-directional data signal for the C2 Debug Interface.
P3.0 / C2D	—	10	D I/O D I/O	Port 3.0. See Section 20 for a complete description of Port 3. Bi-directional data signal for the C2 Debug Interface.
REGIN	11	7	Power In	5 V Regulator Input. This pin is the input to the on-chip voltage regulator.
VBUS	12	8	D In	VBUS Sense Input. This pin should be connected to the VBUS signal of a USB network. A 5 V signal on this pin indicates a USB network connection.
D+	8	4	D I/O	USB D+.
D–	9	5	D I/O	USB D–.
P0.0	6	2	D I/O or A In	Port 0.0. See Section 20 for a complete description of Port 0.
P0.1	5	1	D I/O or A In	Port 0.1.
P0.2	4	32	D I/O or A In	Port 0.2.
P0.3	3	31	D I/O or A In	Port 0.3.
P0.4	2	30	D I/O or A In	Port 0.4.
P0.5	1	29	D I/O or A In	Port 0.5.
P0.6	48	28	D I/O or A In	Port 0.6.

C8051F380/1/2/3/4/5/6/7/C

Table 3.1. Pin Definitions for the C8051F380/1/2/3/4/5/6/7/C (Continued)

Name	Pin Numbers		Type	Description
	48-pin	32-pin		
P0.7	47	27	D I/O or A In	Port 0.7.
P1.0	46	26	D I/O or A In	Port 1.0. See Section 20 for a complete description of Port 1.
P1.1	45	25	D I/O or A In	Port 1.1.
P1.2	44	24	D I/O or A In	Port 1.2.
P1.3	43	23	D I/O or A In	Port 1.3.
P1.4	42	22	D I/O or A In	Port 1.4.
P1.5	41	21	D I/O or A In	Port 1.5.
P1.6	40	20	D I/O or A In	Port 1.6.
P1.7	39	19	D I/O or A In	Port 1.7.
P2.0	38	18	D I/O or A In	Port 2.0. See Section 20 for a complete description of Port 2.
P2.1	37	17	D I/O or A In	Port 2.1.
P2.2	36	16	D I/O or A In	Port 2.2.
P2.3	35	15	D I/O or A In	Port 2.3.
P2.4	34	14	D I/O or A In	Port 2.4.
P2.5	33	13	D I/O or A In	Port 2.5.
P2.6	32	12	D I/O or A In	Port 2.6.
P2.7	31	11	D I/O or A In	Port 2.7.
P3.0	30	—	D I/O or A In	Port 3.0. See Section 20 for a complete description of Port 3.

C8051F380/1/2/3/4/5/6/7/C

Table 3.1. Pin Definitions for the C8051F380/1/2/3/4/5/6/7/C (Continued)

Name	Pin Numbers		Type	Description
	48-pin	32-pin		
P3.1	29	—	D I/O or A In	Port 3.1.
P3.2	28	—	D I/O or A In	Port 3.2.
P3.3	27	—	D I/O or A In	Port 3.3.
P3.4	26	—	D I/O or A In	Port 3.4.
P3.5	25	—	D I/O or A In	Port 3.5.
P3.6	24	—	D I/O or A In	Port 3.6.
P3.7	23	—	D I/O or A In	Port 3.7.
P4.0	22	—	D I/O or A In	Port 4.0. See Section 20 for a complete description of Port 4.
P4.1	21	—	D I/O or A In	Port 4.1.
P4.2	20	—	D I/O or A In	Port 4.2.
P4.3	19	—	D I/O or A In	Port 4.3.
P4.4	18	—	D I/O or A In	Port 4.4.
P4.5	17	—	D I/O or A In	Port 4.5.
P4.6	16	—	D I/O or A In	Port 4.6.
P4.7	15	—	D I/O or A In	Port 4.7.

C8051F380/1/2/3/4/5/6/7/C




Figure 3.1. TQFP-48 Pinout Diagram (Top View)