Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!

Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email & Skype: info@chipsmall.com Web: www.chipsmall.com
Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

C8051F50x/F51x

Mixed Signal ISP Flash MCU Family

Analog Peripherals
- **12-Bit ADC**
  - Up to 200 ksps
  - Up to 32 external single-ended inputs
  - VREF from on-chip VREF, external pin or V_{DD}
  - Internal or external start of conversion source
  - Built-in temperature sensor
- **Two Comparators**
  - Programmable hysteresis and response time
  - Configurable as interrupt or reset source
  - Low current

On-Chip Debug
- On-chip debug circuitry facilitates full speed, non-intrusive in-system debug (no emulator required)
- Provides breakpoints, single stepping, inspect/modify memory and registers
- Superior performance to emulation systems using ICE-chips, target pods, and sockets
- Low cost, complete development kit

Supply Voltage 1.8 to 5.25 V
- Typical operating current: 19 mA at 50 MHz;
- Typical stop mode current: 2 µA

High-Speed 8051 µC Core
- Pipelined instruction architecture; executes 70% of instructions in 1 or 2 system clocks
- Up to 50 MIPS throughput with 50 MHz clock
- Expanded interrupt handler

Memory
- 4352 bytes internal data RAM (256 + 4096 XRAM)
- 64 or 32 kB Flash; In-system programmable in 512-byte Sectors

Digital Peripherals
- 40, 33, or 25 Port I/O; All 5 V tolerant
- CAN 2.0 Controller—no crystal required
- LIN 2.1 Controller (Master and Slave capable); no crystal required
- Hardware enhanced UART, SMBus™, and enhanced SPI™ serial ports
- Four general purpose 16-bit counter/timers
- 16-Bit programmable counter array (PCA) with six capture/compare modules and enhanced PWM functionality

Clock Sources
- Internal 24 MHz with ±0.5% accuracy for CAN and master LIN operation
- External oscillator: Crystal, RC, C, or clock (1 or 2 pin modes)
- Can switch between clock sources on-the-fly; useful in power saving modes

Packages
- 48-Pin QFP/QFN (C8051F500/1/4/5)
- 40-Pin QFN (C8051F508/9-F510/1)
- 32-Pin QFP/QFN (C8051F502/3/6/7)

Automotive Qualified
- Temperature Range: –40 to +125 °C
- Compliant to AEC-Q100



Table of Contents

1. System Overview 16
2. Ordering Information 20
3. Pin Definitions 22
4. Package Specifications 30
4.1. QFP-48 Package Specifications 30
4.2. QFN-48 Package Specifications 32
4.3. QFN-40 Package Specifications 34
4.4. QFP-32 Package Specifications 36
4.5. QFN-32 Package Specifications 38
5. Electrical Characteristics 40
5.1. Absolute Maximum Specifications 40
5.2. Electrical Characteristics 41
6. 12-Bit ADC (ADC0) 52
6.1. Modes of Operation 53
6.1.1. Starting a Conversion 53
6.1.2. Tracking Modes 53
6.1.3. Timing 54
6.1.4. Burst Mode 55
6.2. Output Code Formatting 57
6.2.1. Settling Time Requirements 57
6.3. Selectable Gain 58
6.3.1. Calculating the Gain Value 58
6.3.2. Setting the Gain Value 60
6.4. Programmable Window Detector 66
6.4.1. Window Detector In Single-Ended Mode 68
6.5. ADC0 Analog Multiplexer 70
7. Temperature Sensor 72
8. Voltage Reference 73
9. Comparators 75
9.1. Comparator Multiplexer 81
10. Voltage Regulator (REG0) 84
11. CIP-51 Microcontroller 86
11.1. Performance 86
11.2. Instruction Set 88
11.2.1. Instruction and CPU Timing 88
11.3. CIP-51 Register Descriptions 92
11.4. Serial Number Special Function Registers (SFRs) 96
12. Memory Organization 97
12.1. Program Memory 98
12.1.1. MOVX Instruction and Program Memory 98
12.2. Data Memory 98
12.2.1. Internal RAM 98
12.2.1.1. General Purpose Registers 99
12.2.1.2. Bit Addressable Locations 99

12.2.1.3. Stack 99
13. Special Function Registers 100
13.1. SFR Paging 100
13.2. Interrupts and SFR Paging 100
13.3. SFR Page Stack Example 101
14. Interrupts 117
14.1. MCU Interrupt Sources and Vectors 117
14.1.1. Interrupt Priorities 118
14.1.2. Interrupt Latency 118
14.2. Interrupt Register Descriptions 120
14.3. External Interrupts $\overline{INT0}$ and $\overline{INT1}$ 126
15. Flash Memory 129
15.1. Programming the Flash Memory 129
15.1.1. Flash Lock and Key Functions 129
15.1.2. Flash Erase Procedure 129
15.1.3. Flash Write Procedure 130
15.1.4. Flash Write Optimization 130
15.2. Non-volatile Data Storage 131
15.3. Security Options 131
15.4. Flash Write and Erase Guidelines 133
15.4.1. V_{DD} Maintenance and the V_{DD} monitor 133
15.4.2. PSWE Maintenance 133
15.4.3. System Clock 134
16. Power Management Modes 138
16.1. Idle Mode 138
16.2. Stop Mode 139
16.3. Suspend Mode 139
17. Reset Sources 141
17.1. Power-On Reset 142
17.2. Power-Fail Reset/VDD Monitor 142
17.3. External Reset 144
17.4. Missing Clock Detector Reset 144
17.5. Comparator0 Reset 145
17.6. PCA Watchdog Timer Reset 145
17.7. Flash Error Reset 145
17.8. Software Reset 145
18. External Data Memory Interface and On-Chip XRAM 147
18.1. Accessing XRAM 147
18.1.1. 16-Bit MOVX Example 147
18.1.2. 8-Bit MOVX Example 147
18.2. Configuring the External Memory Interface 148
18.3. Port Configuration 148
18.4. Multiplexed and Non-multiplexed Selection 153
18.4.1. Multiplexed Configuration 153
18.4.2. Non-multiplexed Configuration 154

18.5. Memory Mode Selection 155
18.5.1. Internal XRAM Only 155
18.5.2. Split Mode without Bank Select 155
18.5.3. Split Mode with Bank Select 156
18.5.4. External Only 156
18.6. Timing 156
18.6.1. Non-Multiplexed Mode 158
18.6.1.1. 16-bit MOVX: EMI0CF[4:2] = 101, 110, or 111 158
18.6.1.2. 8-bit MOVX without Bank Select: EMI0CF[4:2] = 101 or 111 159
18.6.1.3. 8-bit MOVX with Bank Select: EMI0CF[4:2] = 110 160
18.6.2. Multiplexed Mode 161
18.6.2.1. 16-bit MOVX: EMI0CF[4:2] = 001, 010, or 011 161
18.6.2.2. 8-bit MOVX without Bank Select: EMI0CF[4:2] = 001 or 011 162
18.6.2.3. 8-bit MOVX with Bank Select: EMI0CF[4:2] = 010 163
19. Oscillators and Clock Selection 165
19.1. System Clock Selection 165
19.2. Programmable Internal Oscillator 167
19.2.1. Internal Oscillator Suspend Mode 167
19.3. Clock Multiplier 170
19.4. External Oscillator Drive Circuit 172
19.4.1. External Crystal Example 174
19.4.2. External RC Example 175
19.4.3. External Capacitor Example 175
20. Port Input/Output 177
20.1. Port I/O Modes of Operation 178
20.1.1. Port Pins Configured for Analog I/O 178
20.1.2. Port Pins Configured For Digital I/O 178
20.1.3. Interfacing Port I/O in a Multi-Voltage System 179
20.2. Assigning Port I/O Pins to Analog and Digital Functions 179
20.2.1. Assigning Port I/O Pins to Analog Functions 179
20.2.2. Assigning Port I/O Pins to Digital Functions 179
20.2.3. Assigning Port I/O Pins to External Digital Event Capture Functions 180
20.3. Priority Crossbar Decoder 180
20.4. Port I/O Initialization 182
20.5. Port Match 187
20.6. Special Function Registers for Accessing and Configuring Port I/O 191
21. Local Interconnect Network (LIN) 201
21.1. Software Interface with the LIN Controller 202
21.2. LIN Interface Setup and Operation 202
21.2.1. Mode Definition 202
21.2.2. Baud Rate Options: Manual or Autobaud 202
21.2.3. Baud Rate Calculations: Manual Mode 202
21.2.4. Baud Rate Calculations—Automatic Mode 204
21.3. LIN Master Mode Operation 205
21.4. LIN Slave Mode Operation 206

21.5. Sleep Mode and Wake-Up 207
21.6. Error Detection and Handling 207
21.7. LIN Registers 208
21.7.1. LIN Direct Access SFR Registers Definitions 208
21.7.2. LIN Indirect Access SFR Registers Definitions 210
22. Controller Area Network (CAN0) 218
22.1. Bosch CAN Controller Operation 219
22.1.1. CAN Controller Timing 219
22.1.2. CAN Register Access 220
22.1.3. Example Timing Calculation for 1 Mbit/Sec Communication 220
22.2. CAN Registers 222
22.2.1. CAN Controller Protocol Registers 222
22.2.2. Message Object Interface Registers 222
22.2.3. Message Handler Registers 222
22.2.4. CAN Register Assignment 223
23. SMBus 226
23.1. Supporting Documents 227
23.2. SMBus Configuration 227
23.3. SMBus Operation 227
23.3.1. Transmitter vs. Receiver 228
23.3.2. Arbitration 228
23.3.3. Clock Low Extension 228
23.3.4. SCL Low Timeout 228
23.3.5. SCL High (SMBus Free) Timeout 229
23.4. Using the SMBus 229
23.4.1. SMBus Configuration Register 229
23.4.2. SMB0CN Control Register 233
23.4.3. Data Register 236
23.5. SMBus Transfer Modes 236
23.5.1. Write Sequence (Master) 237
23.5.2. Read Sequence (Master) 238
23.5.3. Write Sequence (Slave) 239
23.5.4. Read Sequence (Slave) 240
23.6. SMBus Status Decoding 240
24. UART0 243
24.1. Baud Rate Generator 243
24.2. Data Format 245
24.3. Configuration and Operation 246
24.3.1. Data Transmission 246
24.3.2. Data Reception 246
24.3.3. Multiprocessor Communications 247
25. Enhanced Serial Peripheral Interface (SPI0) 252
25.1. Signal Descriptions 253
25.1.1. Master Out, Slave In (MOSI) 253
25.1.2. Master In, Slave Out (MISO) 253

25.1.3. Serial Clock (SCK) 253
25.1.4. Slave Select (NSS) 253
25.2. SPI0 Master Mode Operation 254
25.3. SPI0 Slave Mode Operation 256
25.4. SPI0 Interrupt Sources 256
25.5. Serial Clock Phase and Polarity 257
25.6. SPI Special Function Registers 258
26. Timers 265
26.1. Timer 0 and Timer 1 267
26.1.1. Mode 0: 13-bit Counter/Timer 267
26.1.2. Mode 1: 16-bit Counter/Timer 268
26.1.3. Mode 2: 8-bit Counter/Timer with Auto-Reload 268
26.1.4. Mode 3: Two 8-bit Counter/Timers (Timer 0 Only) 269
26.2. Timer 2 275
26.2.1. 16-bit Timer with Auto-Reload 275
26.2.2. 8-bit Timers with Auto-Reload 275
26.2.3. External Oscillator Capture Mode 276
26.3. Timer 3 281
26.3.1. 16-bit Timer with Auto-Reload 281
26.3.2. 8-bit Timers with Auto-Reload 281
26.3.3. External Oscillator Capture Mode 282
27. Programmable Counter Array 287
27.1. PCA Counter/Timer 288
27.2. PCA0 Interrupt Sources 289
27.3. Capture/Compare Modules 289
27.3.1. Edge-triggered Capture Mode 290
27.3.2. Software Timer (Compare) Mode 291
27.3.3. High-Speed Output Mode 292
27.3.4. Frequency Output Mode 293
27.3.5. 8-bit, 9-bit, 10-bit and 11-bit Pulse Width Modulator Modes 294
27.3.5.1. 8-bit Pulse Width Modulator Mode 294
27.3.5.2. 9/10/11-bit Pulse Width Modulator Mode 295
27.3.6. 16-Bit Pulse Width Modulator Mode 296
27.4. Watchdog Timer Mode 297
27.4.1. Watchdog Timer Operation 297
27.4.2. Watchdog Timer Usage 298
27.5. Register Descriptions for PCA0 300
28. C2 Interface 306
28.1. C2 Interface Registers 306
28.2. C2 Pin Sharing 309
Document Change List 310
Contact Information 312

List of Figures

Figure 1.1. C8051F500/1/4/5 Block Diagram 17
Figure 1.2. C8051F508/9-F510/1 Block Diagram 18
Figure 1.3. C8051F502/3/6/7 Block Diagram 19
Figure 3.1. QFP-48 Pinout Diagram (Top View) 25
Figure 3.2. QFN-48 Pinout Diagram (Top View) 26
Figure 3.3. QFN-40 Pinout Diagram (Top View) 27
Figure 3.4. QFP-32 Pinout Diagram (Top View) 28
Figure 3.5. QFN-32 Pinout Diagram (Top View) 29
Figure 4.1. QFP-48 Package Drawing 30
Figure 4.2. QFP-48 Landing Diagram 31
Figure 4.3. QFN-48 Package Drawing 32
Figure 4.4. QFN-48 Landing Diagram 33
Figure 4.5. Typical QFN-40 Package Drawing 34
Figure 4.6. QFN-40 Landing Diagram 35
Figure 4.7. QFP-32 Package Drawing 36
Figure 4.8. QFP-32 Package Drawing 37
Figure 4.9. QFN-32 Package Drawing 38
Figure 4.10. QFN-32 Package Drawing 39
Figure 5.1. Minimum VDD Monitor Threshold vs. System Clock Frequency 44
Figure 6.1. ADC0 Functional Block Diagram 52
Figure 6.2. ADC0 Tracking Modes 54
Figure 6.3. 12-Bit ADC Tracking Mode Example 55
Figure 6.4. 12-Bit ADC Burst Mode Example With Repeat Count Set to 4 56
Figure 6.5. ADC0 Equivalent Input Circuit 58
Figure 6.6. ADC Window Compare Example: Right-Justified Data 69
Figure 6.7. ADC Window Compare Example: Left-Justified Data 69
Figure 6.8. ADC0 Multiplexer Block Diagram 70
Figure 7.1. Temperature Sensor Transfer Function 72
Figure 8.1. Voltage Reference Functional Block Diagram 73
Figure 9.1. Comparator Functional Block Diagram 75
Figure 9.2. Comparator Hysteresis Plot 76
Figure 9.3. Comparator Input Multiplexer Block Diagram 81
Figure 10.1. External Capacitors for Voltage Regulator Input/Output—
Regulator Enabled 84
Figure 10.2. External Capacitors for Voltage Regulator Input/Output—
Regulator Disabled 85
Figure 11.1. CIP-51 Block Diagram 87
Figure 12.1. C8051F50x-F51x Memory Map 97
Figure 12.2. Flash Program Memory Map 98
Figure 13.1. SFR Page Stack 101
Figure 13.2. SFR Page Stack While Using SFR Page 0x0 To Access SPI0DAT . 102
Figure 13.3. SFR Page Stack After CAN0 Interrupt Occurs 103
Figure 13.4. SFR Page Stack Upon PCA Interrupt Occurring During a CAN0 ISR 104

Figure 13.5. SFR Page Stack Upon Return From PCA Interrupt 105
Figure 13.6. SFR Page Stack Upon Return From CAN0 Interrupt 106
Figure 15.1. Flash Program Memory Map 131
Figure 17.1. Reset Sources 141
Figure 17.2. Power-On and VDD Monitor Reset Timing 142
Figure 18.1. Multiplexed Configuration Example 153
Figure 18.2. Non-multiplexed Configuration Example 154
Figure 18.3. EMIF Operating Modes 155
Figure 18.4. Non-multiplexed 16-bit MOVX Timing 158
Figure 18.5. Non-multiplexed 8-bit MOVX without Bank Select Timing 159
Figure 18.6. Non-multiplexed 8-bit MOVX with Bank Select Timing 160
Figure 18.7. Multiplexed 16-bit MOVX Timing 161
Figure 18.8. Multiplexed 8-bit MOVX without Bank Select Timing 162
Figure 18.9. Multiplexed 8-bit MOVX with Bank Select Timing 163
Figure 19.1. Oscillator Options 165
Figure 19.2. Example Clock Multiplier Output 170
Figure 19.3. External 32.768 kHz Quartz Crystal Oscillator Connection Diagram 175
Figure 20.1. Port I/O Functional Block Diagram 177
Figure 20.2. Port I/O Cell Block Diagram 178
Figure 20.3. Peripheral Availability on Port I/O Pins 181
Figure 20.4. Crossbar Priority Decoder in Example Configuration 182
Figure 21.1. LIN Block Diagram 201
Figure 22.1. Typical CAN Bus Configuration 218
Figure 22.2. CAN Controller Diagram 219
Figure 22.3. Four segments of a CAN Bit 221
Figure 23.1. SMBus Block Diagram 226
Figure 23.2. Typical SMBus Configuration 227
Figure 23.3. SMBus Transaction 228
Figure 23.4. Typical SMBus SCL Generation 230
Figure 23.5. Typical Master Write Sequence 237
Figure 23.6. Typical Master Read Sequence 238
Figure 23.7. Typical Slave Write Sequence 239
Figure 23.8. Typical Slave Read Sequence 240
Figure 24.1. UART0 Block Diagram 243
Figure 24.2. UART0 Timing Without Parity or Extra Bit 245
Figure 24.3. UART0 Timing With Parity 245
Figure 24.4. UART0 Timing With Extra Bit 245
Figure 24.5. Typical UART Interconnect Diagram 246
Figure 24.6. UART Multi-Processor Mode Interconnect Diagram 247
Figure 25.1. SPI Block Diagram 252
Figure 25.2. Multiple-Master Mode Connection Diagram 255
Figure 25.3. 3-Wire Single Master and 3-Wire Single Slave Mode Connection Diagram 255
Figure 25.4. 4-Wire Single Master Mode and 4-Wire Slave Mode Connection Diagram 255

Figure 25.5. Master Mode Data/Clock Timing 257
Figure 25.6. Slave Mode Data/Clock Timing (CKPHA = 0) 258
Figure 25.7. Slave Mode Data/Clock Timing (CKPHA = 1) 258
Figure 25.8. SPI Master Timing (CKPHA = 0) 262
Figure 25.9. SPI Master Timing (CKPHA = 1) 262
Figure 25.10. SPI Slave Timing (CKPHA = 0) 263
Figure 25.11. SPI Slave Timing (CKPHA = 1) 263
Figure 26.1. T0 Mode 0 Block Diagram 268
Figure 26.2. T0 Mode 2 Block Diagram 269
Figure 26.3. T0 Mode 3 Block Diagram 270
Figure 26.4. Timer 2 16-Bit Mode Block Diagram 275
Figure 26.5. Timer 2 8-Bit Mode Block Diagram 276
Figure 26.6. Timer 2 External Oscillator Capture Mode Block Diagram 277
Figure 26.7. Timer 3 16-Bit Mode Block Diagram 281
Figure 26.8. Timer 3 8-Bit Mode Block Diagram 282
Figure 26.9. Timer 3 External Oscillator Capture Mode Block Diagram 283
Figure 27.1. PCA Block Diagram 287
Figure 27.2. PCA Counter/Timer Block Diagram 288
Figure 27.3. PCA Interrupt Block Diagram 289
Figure 27.4. PCA Capture Mode Diagram 291
Figure 27.5. PCA Software Timer Mode Diagram 292
Figure 27.6. PCA High-Speed Output Mode Diagram 293
Figure 27.7. PCA Frequency Output Mode 294
Figure 27.8. PCA 8-Bit PWM Mode Diagram 295
Figure 27.9. PCA 9, 10 and 11-Bit PWM Mode Diagram 296
Figure 27.10. PCA 16-Bit PWM Mode 297
Figure 27.11. PCA Module 2 with Watchdog Timer Enabled 298
Figure 28.1. Typical C2 Pin Sharing 309

List of Tables

Table 2.1. Product Selection Guide 21
Table 3.1. Pin Definitions for the C8051F50x-F51x 22
Table 4.1. QFP-48 Package Dimensions 30
Table 4.2. QFP-48 Landing Diagram Dimensions 31
Table 4.3. QFN-48 Package Dimensions 32
Table 4.4. QFN-48 Landing Diagram Dimensions 33
Table 4.5. QFN-40 Package Dimensions 34
Table 4.6. QFN-40 Landing Diagram Dimensions 35
Table 4.7. QFP-32 Package Dimensions 36
Table 4.8. QFP-32 Landing Diagram Dimensions 37
Table 4.9. QFN-32 Package Dimensions 38
Table 4.10. QFN-32 Landing Diagram Dimensions 39
Table 5.1. Absolute Maximum Ratings 40
Table 5.2. Global Electrical Characteristics 41
Table 5.3. Port I/O DC Electrical Characteristics 45
Table 5.4. Reset Electrical Characteristics 46
Table 5.5. Flash Electrical Characteristics 46
Table 5.6. Internal High-Frequency Oscillator Electrical Characteristics 47
Table 5.7. Clock Multiplier Electrical Specifications 48
Table 5.8. Voltage Regulator Electrical Characteristics 48
Table 5.9. ADC0 Electrical Characteristics 49
Table 5.10. Temperature Sensor Electrical Characteristics 50
Table 5.11. Voltage Reference Electrical Characteristics 50
Table 5.12. Comparator 0 and Comparator 1 Electrical Characteristics 51
Table 11.1. CIP-51 Instruction Set Summary (Prefetch-Enabled) 89
Table 13.1. Special Function Register (SFR) Memory Map for Pages 0x0 and 0xF 111
Table 13.2. Special Function Register (SFR) Memory Map for Page 0xC 112
Table 13.3. Special Function Registers 113
Table 14.1. Interrupt Summary 119
Table 15.1. Flash Security Summary 132
Table 18.1. EMIF Pinout (C8051F500/1/4/5) 149
Table 18.2. EMIF Pinout (C8051F508/9-F510/1) 150
Table 18.3. AC Parameters for External Memory Interface 164
Table 20.1. Port I/O Assignment for Analog Functions 179
Table 20.2. Port I/O Assignment for Digital Functions 179
Table 20.3. Port I/O Assignment for External Digital Event Capture Functions 180
Table 21.1. Baud Rate Calculation Variable Ranges 202
Table 21.2. Manual Baud Rate Parameters Examples 204

Table 21.3. Autobaud Parameters Examples 205
Table 21.4. LIN Registers (Indirectly Addressable) 210
Table 22.1. Background System Information 220
Table 22.2. Standard CAN Registers and Reset Values 223
Table 23.1. SMBus Clock Source Selection 230
Table 23.2. Minimum SDA Setup and Hold Times 231
Table 23.3. Sources for Hardware Changes to SMB0CN 235
Table 23.4. SMBus Status Decoding 241
Table 24.1. Baud Rate Generator Settings for Standard Baud Rates 244
Table 25.1. SPI Slave Timing Parameters 264
Table 27.1. PCA Timebase Input Options 288
Table 27.2. PCA0CPM and PCA0PWM Bit Settings for PCA Capture/Compare Modules 290
Table 27.3. Watchdog Timer Timeout Intervals1 299

List of Registers

SFR Definition 6.4. ADC0CF: ADC0 Configuration 63
SFR Definition 6.5. ADC0H: ADC0 Data Word MSB 64
SFR Definition 6.6. ADC0L: ADC0 Data Word LSB 64
SFR Definition 6.7. ADC0CN: ADC0 Control 65
SFR Definition 6.8. ADC0TK: ADC0 Tracking Mode Select 66
SFR Definition 6.9. ADC0GTH: ADC0 Greater-Than Data High Byte 67
SFR Definition 6.10. ADC0GTL: ADC0 Greater-Than Data Low Byte 67
SFR Definition 6.11. ADC0LTH: ADC0 Less-Than Data High Byte 68
SFR Definition 6.12. ADC0LTL: ADC0 Less-Than Data Low Byte 68
SFR Definition 6.13. ADC0MX: ADC0 Channel Select 71
SFR Definition 8.1. REF0CN: Reference Control 74
SFR Definition 9.1. CPT0CN: Comparator0 Control 77
SFR Definition 9.2. CPT0MD: Comparator0 Mode Selection 78
SFR Definition 9.3. CPT1CN: Comparator1 Control 79
SFR Definition 9.4. CPT1MD: Comparator1 Mode Selection 80
SFR Definition 9.5. CPT0MX: Comparator0 MUX Selection 82
SFR Definition 9.6. CPT1MX: Comparator1 MUX Selection 83
SFR Definition 10.1. REG0CN: Regulator Control 85
SFR Definition 11.1. DPL: Data Pointer Low Byte 93
SFR Definition 11.2. DPH: Data Pointer High Byte 93
SFR Definition 11.3. SP: Stack Pointer 94
SFR Definition 11.4. ACC: Accumulator 94
SFR Definition 11.5. B: B Register 94
SFR Definition 11.6. PSW: Program Status Word 95
SFR Definition 11.7. SNn: Serial Number n 96
SFR Definition 13.1. SFR0CN: SFR Page Control 107
SFR Definition 13.2. SFRPAGE: SFR Page 108
SFR Definition 13.3. SFRNEXT: SFR Next 109
SFR Definition 13.4. SFRLAST: SFR Last 110
SFR Definition 14.1. IE: Interrupt Enable 121
SFR Definition 14.2. IP: Interrupt Priority 122
SFR Definition 14.3. EIE1: Extended Interrupt Enable 1 123
SFR Definition 14.4. EIP1: Extended Interrupt Priority 1 124
SFR Definition 14.5. EIE2: Extended Interrupt Enable 2 125
SFR Definition 14.6. EIP2: Extended Interrupt Priority Enabled 2 126
SFR Definition 14.7. IT01CF: INT0/INT1 Configuration 128
SFR Definition 15.1. PSCTL: Program Store R/W Control 134
SFR Definition 15.2. FLKEY: Flash Lock and Key 135
SFR Definition 15.3. FLSCL: Flash Scale 136
SFR Definition 15.4. CCH0CN: Cache Control 137
SFR Definition 15.5. ONESHOT: Flash Oneshot Period 137
SFR Definition 16.1. PCON: Power Control 140
SFR Definition 17.1. VDM0CN: VDD Monitor Control 144

SFR Definition 17.2. RSTSRC: Reset Source 146
SFR Definition 18.1. EMI0CN: External Memory Interface Control 151
SFR Definition 18.2. EMI0CF: External Memory Configuration 152
SFR Definition 18.3. EMI0TC: External Memory Timing Control 157
SFR Definition 19.1. CLKSEL: Clock Select 166
SFR Definition 19.2. OSCICN: Internal Oscillator Control 168
SFR Definition 19.3. OSCICRS: Internal Oscillator Coarse Calibration 169
SFR Definition 19.4. OSCIFIN: Internal Oscillator Fine Calibration 169
SFR Definition 19.5. CLKMUL: Clock Multiplier 171
SFR Definition 19.6. OSCXCN: External Oscillator Control 173
SFR Definition 20.1. XBR0: Port I/O Crossbar Register 0 184
SFR Definition 20.2. XBR1: Port I/O Crossbar Register 1 185
SFR Definition 20.3. XBR2: Port I/O Crossbar Register 1 186
SFR Definition 20.4. P0MASK: Port 0 Mask Register 187
SFR Definition 20.5. P0MAT: Port 0 Match Register 187
SFR Definition 20.6. P1MASK: Port 1 Mask Register 188
SFR Definition 20.7. P1MAT: Port 1 Match Register 188
SFR Definition 20.8. P2MASK: Port 2 Mask Register 189
SFR Definition 20.9. P2MAT: Port 2 Match Register 189
SFR Definition 20.10. P3MASK: Port 3 Mask Register 190
SFR Definition 20.11. P3MAT: Port 3 Match Register 190
SFR Definition 20.12. P0: Port 0 191
SFR Definition 20.13. P0MDIN: Port 0 Input Mode 192
SFR Definition 20.14. P0MDOUT: Port 0 Output Mode 192
SFR Definition 20.15. P0SKIP: Port 0 Skip 193
SFR Definition 20.16. P1: Port 1 193
SFR Definition 20.17. P1MDIN: Port 1 Input Mode 194
SFR Definition 20.18. P1MDOUT: Port 1 Output Mode 194
SFR Definition 20.19. P1SKIP: Port 1 Skip 195
SFR Definition 20.20. P2: Port 2 195
SFR Definition 20.21. P2MDIN: Port 2 Input Mode 196
SFR Definition 20.22. P2MDOUT: Port 2 Output Mode 196
SFR Definition 20.23. P2SKIP: Port 2 Skip 197
SFR Definition 20.24. P3: Port 3 197
SFR Definition 20.25. P3MDIN: Port 3 Input Mode 198
SFR Definition 20.26. P3MDOUT: Port 3 Output Mode 198
SFR Definition 20.27. P3SKIP: Port 3Skip 199
SFR Definition 20.28. P4: Port 4 199
SFR Definition 20.29. P4MDOUT: Port 4 Output Mode 200
SFR Definition 21.1. LIN0ADR: LIN0 Indirect Address Register 208
SFR Definition 21.2. LIN0DAT: LIN0 Indirect Data Register 208
SFR Definition 21.3. LIN0CF: LIN0 Control Mode Register 209
SFR Definition 22.1. CAN0CFG: CAN Clock Configuration 225
SFR Definition 23.1. SMB0CF: SMBus Clock/Configuration 232
SFR Definition 23.2. SMB0CN: SMBus Control 234

SFR Definition 23.3. SMB0DAT: SMBus Data 236
SFR Definition 24.1. SCON0: Serial Port 0 Control 248
SFR Definition 24.2. SMOD0: Serial Port 0 Control 249
SFR Definition 24.3. SBUF0: Serial (UART0) Port Data Buffer 250
SFR Definition 24.4. SBCON0: UART0 Baud Rate Generator Control 250
SFR Definition 24.6. SBRLL0: UART0 Baud Rate Generator Reload Low Byte 251
SFR Definition 24.5. SBRLH0: UART0 Baud Rate Generator Reload High Byte 251
SFR Definition 25.1. SPI0CFG: SPI0 Configuration 259
SFR Definition 25.2. SPI0CN: SPI0 Control 260
SFR Definition 25.3. SPI0CKR: SPI0 Clock Rate 261
SFR Definition 25.4. SPI0DAT: SPI0 Data 261
SFR Definition 26.1. CKCON: Clock Control 266
SFR Definition 26.2. TCON: Timer Control 271
SFR Definition 26.3. TMOD: Timer Mode 272
SFR Definition 26.4. TL0: Timer 0 Low Byte 273
SFR Definition 26.5. TL1: Timer 1 Low Byte 273
SFR Definition 26.6. TH0: Timer 0 High Byte 274
SFR Definition 26.7. TH1: Timer 1 High Byte 274
SFR Definition 26.8. TMR2CN: Timer 2 Control 278
SFR Definition 26.9. TMR2RLL: Timer 2 Reload Register Low Byte 279
SFR Definition 26.10. TMR2RLH: Timer 2 Reload Register High Byte 279
SFR Definition 26.11. TMR2L: Timer 2 Low Byte 280
SFR Definition 26.12. TMR2H Timer 2 High Byte 280
SFR Definition 26.13. TMR3CN: Timer 3 Control 284
SFR Definition 26.14. TMR3RLL: Timer 3 Reload Register Low Byte 285
SFR Definition 26.15. TMR3RLH: Timer 3 Reload Register High Byte 285
SFR Definition 26.16. TMR3L: Timer 3 Low Byte 286
SFR Definition 26.17. TMR3H Timer 3 High Byte 286
SFR Definition 27.1. PCA0CN: PCA Control 300
SFR Definition 27.2. PCA0MD: PCA Mode 301
SFR Definition 27.3. PCA0PWM: PCA PWM Configuration 302
SFR Definition 27.4. PCA0CPMn: PCA Capture/Compare Mode 303
SFR Definition 27.5. PCA0L: PCA Counter/Timer Low Byte 304
SFR Definition 27.6. PCA0H: PCA Counter/Timer High Byte 304
SFR Definition 27.7. PCA0CPLn: PCA Capture Module Low Byte 305
SFR Definition 27.8. PCA0CPHn: PCA Capture Module High Byte 305
C2 Register Definition 28.1. C2ADD: C2 Address 306
C2 Register Definition 28.2. DEVICEID: C2 Device ID 307
C2 Register Definition 28.3. REVID: C2 Revision ID 307
C2 Register Definition 28.4. FPCTL: C2 Flash Programming Control 308
C2 Register Definition 28.5. FPDAT: C2 Flash Programming Data 308

1. System Overview

C8051F50x/F51x devices are fully integrated mixed-signal System-on-a-Chip MCUs. Highlighted features are listed below. Refer to Table 2.1 for specific product feature selection and part ordering numbers.

- High-speed pipelined 8051-compatible microcontroller core (up to 50 MIPS)
- In-system, full-speed, non-intrusive debug interface (on-chip)
- Controller Area Network (CAN 2.0B) Controller with 32 message objects, each with its own indentifier mask (C8051F500/2/4/6/8-F510)
- LIN 2.1 peripheral (fully backwards compatible, master and slave modes) (C8051F500/2/4/6/8-F510)
- True 12-bit 200 ksps 32-channel single-ended ADC with analog multiplexer
- Precision programmable 24 MHz internal oscillator that is within ±0.5% across the temperature range and for VDD voltages greater than or equal to the on-chip voltage regulator minimum output at the low setting. The oscillator is within ±1.0% for VDD voltages below this minimum output setting.
- On-chip Clock Multiplier to reach up to 50 MHz
- 64 kB (C8051F500/1/2/3/8/9) or 32 kB (C8051F504/5/6/7-F510/1) of on-chip Flash memory
- 4352 bytes of on-chip RAM
- SMBus/I2C, Enhanced UART, and Enhanced SPI serial interfaces implemented in hardware
- Four general-purpose 16-bit timers
- External Data Memory Interface (C8051F500/1/4/5 and C8051F508/9-F510/1) with 64 kB address space
- Programmable Counter/Timer Array (PCA) with six capture/compare modules and Watchdog Timer function
- On-chip Voltage Regulator
- On-chip Power-On Reset, V_{DD} Monitor, and Temperature Sensor
- On-chip Voltage Comparator
- 40, 33, or 25 Port I/O (5 V push-pull)

With on-chip Voltage Regulator, Power-On Reset, V_{DD} monitor, Watchdog Timer, and clock oscillator, the C8051F50x/F51x devices are truly stand-alone System-on-a-Chip solutions. The Flash memory can be reprogrammed even in-circuit, providing non-volatile data storage, and also allowing field upgrades of the 8051 firmware. User software has complete control of all peripherals, and may individually shut down any or all peripherals for power savings.

The on-chip Silicon Labs 2-Wire (C2) Development Interface allows non-intrusive (uses no on-chip resources), full speed, in-circuit debugging using the production MCU installed in the final application. This debug logic supports inspection and modification of memory and registers, setting breakpoints, single stepping, run and halt commands. All analog and digital peripherals are fully functional while debugging using C2. The two C2 interface pins can be shared with user functions, allowing in-system debugging without occupying package pins.

The devices are specified for 1.8 V to 5.25 V operation over the automotive temperature range (–40 to +125 °C). The Port I/O and $\overline{RST}$ pins can interface to 5 V logic by setting the VIO pin to 5 V. The C8051F500/1/4/5 devices are available in 48-pin QFP and QFN packages, the C8051F508/9-F510/1 are available in 40-pin QFN packages, and the C8051F502/3/6/7 devices are available in 32-pin QFP and QFN packages. All package options are lead-free and RoHS compliant. See Table 2.1 for ordering information. Block diagrams are included in Figure 1.1, Figure 1.2, and Figure 1.3.



Figure 1.1. C8051F500/1/4/5 Block Diagram



Figure 1.2. C8051F508/9-F510/1 Block Diagram



Figure 1.3. C8051F502/3/6/7 Block Diagram

2. Ordering Information

The following features are common to all devices in this family:

- 50 MHz system clock and 50 MIPS throughput (peak)
- 4352 bytes of RAM (256 internal bytes and 4096 XRAM bytes)
- SMBus/I^2C, Enhanced SPI, Enhanced UART
- Four Timers
- Six Programmable Counter Array channels
- Internal 24 MHz oscillator
- Internal Voltage Regulator
- 12-bit, 200 ksps ADC
- Internal Voltage Reference and Temperature Sensor
- Two Analog Comparators

Table 2.1 shows the feature that differentiate the devices in this family.

Table 2.1. Product Selection Guide

Ordering Part Number	Flash Memory (kB)	CAN2.0B	LIN2.0	Digital Port I/Os	External Memory Interface	Package	Ordering Part Number	Flash Memory (kB)	CAN2.0B	LIN2.0	Digital Port I/Os	External Memory Interface	Package
C8051F500-IQ	64	✓	✓	40	✓	QFP-48	C8051F505-IQ	32	—	—	40	✓	QFP-48
C8051F500-IM	64	✓	✓	40	✓	QFN-48	C8051F505-IM	32	—	—	40	✓	QFN-48
C8051F501-IQ	64	—	—	40	✓	QFP-48	C8051F506-IQ	32	✓	✓	25	—	QFP-32
C8051F501-IM	64	—	—	40	✓	QFN-48	C8051F506-IM	32	✓	✓	25	—	QFN-32
C8051F502-IQ	64	✓	✓	25	—	QFP-32	C8051F507-IQ	32	—	—	25	—	QFP-32
C8051F502-IM	64	✓	✓	25	—	QFN-32	C8051F507-IM	32	—	—	25	—	QFN-32
C8051F503-IQ	64	—	—	25	—	QFP-32	C8051F508-IM	64	✓	✓	33	✓	QFN-40
C8051F503-IM	64	—	—	25	—	QFN-32	C8051F509-IM	64	—	—	33	✓	QFN-40
C8051F504-IQ	32	✓	✓	40	✓	QFP-48	C8051F510-IM	32	✓	✓	33	✓	QFN-40
C8051F504-IM	32	✓	✓	40	✓	QFN-48	C8051F511-IM	32	—	—	33	✓	QFN-40

Note: The suffix of the part number indicates the device rating and the package. All devices are RoHS compliant.

All of these devices are also available in an automotive version. For the automotive version, the -I in the ordering part number is replaced with -A. For example, the automotive version of the C8051F500-IM is the C8051F500-AM.

The -AM and -AQ devices receive full automotive quality production status, including AEC-Q100 qualification, registration with International Material Data System (IMDS) and Part Production Approval Process (PPAP) documentation. PPAP documentation is available at www.silabs.com with a registered and NDA approved user account. The -AM and -AQ devices enable high volume automotive OEM applications with their enhanced testing and processing. Please contact Silicon Labs sales for more information regarding –AM and -AQ devices for your automotive project.

3. Pin Definitions

Table 3.1. Pin Definitions for the C8051F50x/F51x

Name	Pin 'F500/1/4/5 (48-pin)	Pin F508/9-F510/1 (40-pin)	Pin 'F502/3/6/7 (32-pin)	Type	Description
VDD	4	4	4		Digital Supply Voltage. Must be connected.
GND	6	6	6		Digital Ground. Must be connected.
VDDA	5	5	5		Analog Supply Voltage. Must be connected.
GNDA	7	7	7		Analog Ground. Must be connected.
VREGIN	3	3	3		Voltage Regulator Input
VIO	2	2	2		Port I/O Supply Voltage. Must be connected.
$\overline{\text{RST}}$/ C2CK	12	10	10	D I/O D I/O	Device Reset. Open-drain output of internal POR or V_{DD} Monitor. An external source can initiate a system reset by driving this pin low. Clock signal for the C2 Debug Interface.
C2D	11	—	—	D I/O	Bi-directional data signal for the C2 Debug Interface.
P4.0/ C2D	—	9	—	D I/O or A In D I/O	Port 4.0. See SFR Definition 20.29 for a description. Bi-directional data signal for the C2 Debug Interface.
P3.0/ C2D	—		9	D I/O or A In D I/O	Port 3.0. See SFR Definition 20.24 for a description. Bi-directional data signal for the C2 Debug Interface.
P0.0	8	8	8	D I/O or A In	Port 0.0. See SFR Definition 20.12 for a description.
P0.1	1	1	1	D I/O or A In	Port 0.1
P0.2	48	40	32	D I/O or A In	Port 0.2
P0.3	47	39	31	D I/O or A In	Port 0.3
P0.4	46	38	30	D I/O or A In	Port 0.4
P0.5	45	37	29	D I/O or A In	Port 0.5

Table 3.1. Pin Definitions for the C8051F50x/F51x(Continued)

Name	Pin 'F500/1/4/5 (48-pin)	Pin F508/9-F510/1 (40-pin)	Pin 'F502/3/6/7 (32-pin)	Type	Description
P0.6	44	36	28	D I/O or A In	Port 0.6
P0.7	43	35	27	D I/O or A In	Port 0.7
P1.0	42	34	26	D I/O or A In	Port 1.0. See SFR Definition 20.16 for a description.
P1.1	41	33	25	D I/O or A In	Port 1.1.
P1.2	40	32	24	D I/O or A In	Port 1.2.
P1.3	39	31	23	D I/O or A In	Port 1.3.
P1.4	38	30	22	D I/O or A In	Port 1.4.
P1.5	37	29	21	D I/O or A In	Port 1.5.
P1.6	36	28	20	D I/O or A In	Port 1.6.
P1.7	35	27	19	D I/O or A In	Port 1.7.
P2.0	34	26	18	D I/O or A In	Port 2.0. See SFR Definition 20.20 for a description.
P2.1	33	25	17	D I/O or A In	Port 2.1.
P2.2	32	24	16	D I/O or A In	Port 2.2.
P2.3	31	23	15	D I/O or A In	Port 2.3.
P2.4	30	22	14	D I/O or A In	Port 2.4.
P2.5	29	21	13	D I/O or A In	Port 2.5.
P2.6	28	20	12	D I/O or A In	Port 2.6.
P2.7	27	19	11	D I/O or A In	Port 2.7.
P3.0	26	18	—	D I/O or A In	Port 3.0. See SFR Definition 20.24 for a description.
P3.1	25	17	—	D I/O or A In	Port 3.1.
P3.2	24	16	—	D I/O or A In	Port 3.2.
P3.3	23	15	—	D I/O or A In	Port 3.3.
P3.4	22	14	—	D I/O or A In	Port 3.4.
P3.5	21	13	—	D I/O or A In	Port 3.5.
P3.6	20	12	—	D I/O or A In	Port 3.6.

Table 3.1. Pin Definitions for the C8051F50x/F51x(Continued)

Name	Pin ‘F500/1/4/5 (48-pin)	Pin F508/9-F510/1 (40-pin)	Pin ‘F502/3/6/7 (32-pin)	Type	Description
P3.7	19	11	—	D I/O	Port 3.7.
P4.0	18	—	—	D I/O	Port 4.0. See SFR Definition 20.28 for a description.
P4.1	17	—	—	D I/O	Port 4.1.
P4.2	16	—	—	D I/O	Port 4.2.
P4.3	15	—	—	D I/O	Port 4.3.
P4.4	14	—	—	D I/O	Port 4.4.
P4.5	13	—	—	D I/O	Port 4.5.
P4.6	10	—	—	D I/O	Port 4.6.
P4.7	9	—	—	D I/O	Port 4.7.



Figure 3.1. QFP-48 Pinout Diagram (Top View)