Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!

Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email & Skype: info@chipsmall.com Web: www.chipsmall.com
Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

C8051F58x/F59x

Mixed Signal ISP Flash MCU Family

Analog Peripherals
- **12-Bit ADC**
  - Up to 200 ksps
  - Up to 32 external single-ended inputs
  - VREF from on-chip VREF, external pin or V_{DD}
  - Internal or external start of conversion source
  - Built-in temperature sensor
- **Three Comparators**
  - Programmable hysteresis and response time
  - Configurable as interrupt or reset source
  - Low current

On-Chip Debug
- On-chip debug circuitry facilitates full speed, non-intrusive in-system debug (no emulator required)
- Provides breakpoints, single stepping, inspect/modify memory and registers
- Superior performance to emulation systems using ICE-chips, target pods, and sockets
- Low cost, complete development kit

Supply Voltage 1.8 to 5.25 V
- Typical operating current: 15 mA at 50 MHz; Typical stop mode current: 230 µA

High-Speed 8051 µC Core
- Pipelined instruction architecture; executes 70% of instructions in 1 or 2 system clocks
- Up to 50 MIPS throughput with 50 MHz clock
- Expanded interrupt handler

Automotive Qualified
- Temperature Range: –40 to +125 °C

Memory
- 8448 bytes internal data RAM (256 + 8192 XRAM)
- 128 or 96 kB Banked Flash; In-system programmable in 512-byte Sectors
- External 64 kB data memory interface programmable for multiplexed or non-multiplexed mode

Digital Peripherals
- 40, 33, or 25 Port I/O; All 5 V push-pull with high sink current
- CAN 2.0 Controller—no crystal required
- LIN 2.1 Controller (Master and Slave capable); no crystal required
- Two Hardware enhanced UARTs, SMBus™, and enhanced SPI™ serial ports
- Six general purpose 16-bit counter/timers
- Two 16-Bit programmable counter array (PCA) peripherals with six capture/compare modules each and enhanced PWM functionality

Clock Sources
- Internal 24 MHz with ±0.5% accuracy for CAN and master LIN operation.
- External oscillator: Crystal, RC, C, or clock (1 or 2 pin modes)
- Can switch between clock sources on-the-fly; useful in power saving modes

Packages
- 48-Pin QFP/QFN (C8051F580/1/4/5)
- 40-Pin QFN (C8051F588/9-F590/1)
- 32-Pin QFP/QFN (C8051F582/3/6/7)



Copyright © 2015 by Silicon Laboratories

Table of Contents

1. System Overview 18
2. Ordering Information 22
3. Pin Definitions 24
4. Package Specifications 32
4.1. QFP-48 Package Specifications 32
4.2. QFN-48 Package Specifications 34
4.3. QFN-40 Package Specifications 36
4.4. QFP-32 Package Specifications 38
4.5. QFN-32 Package Specifications 40
5. Electrical Characteristics 42
5.1. Absolute Maximum Specifications 42
5.2. Electrical Characteristics 43
6. 12-Bit ADC (ADC0) 54
6.1. Modes of Operation 55
6.1.1. Starting a Conversion 55
6.1.2. Tracking Modes 55
6.1.3. Timing 56
6.1.4. Burst Mode 57
6.2. Output Code Formatting 59
6.2.1. Settling Time Requirements 59
6.3. Selectable Gain 60
6.3.1. Calculating the Gain Value 60
6.3.2. Setting the Gain Value 62
6.4. Programmable Window Detector 68
6.4.1. Window Detector In Single-Ended Mode 70
6.5. ADC0 Analog Multiplexer 72
7. Temperature Sensor 74
8. Voltage Reference 75
9. Comparators 77
9.1. Comparator Multiplexer 85
10. Voltage Regulator (REG0) 89
11. CIP-51 Microcontroller 91
11.1. Performance 91
11.2. Instruction Set 93
11.2.1. Instruction and CPU Timing 93
11.3. CIP-51 Register Descriptions 97
11.4. Serial Number Special Function Registers (SFRs) 101
12. Memory Organization 102
12.1. Program Memory 102
12.1.1. MOVX Instruction and Program Memory 104
12.2. Data Memory 104
12.2.1. Internal RAM 105
12.2.1.1. General Purpose Registers 105

12.2.1.2. Bit Addressable Locations 105
12.2.1.3. Stack 105
13. Special Function Registers 106
13.1. SFR Paging 106
13.2. Interrupts and SFR Paging 106
13.3. SFR Page Stack Example 107
14. Interrupts 126
14.1. MCU Interrupt Sources and Vectors 126
14.1.1. Interrupt Priorities 127
14.1.2. Interrupt Latency 127
14.2. Interrupt Register Descriptions 129
14.3. External Interrupts INT0 and INT1 136
15. Flash Memory 138
15.1. Programming The Flash Memory 138
15.1.1. Flash Lock and Key Functions 138
15.1.2. Flash Erase Procedure 138
15.1.3. Flash Write Procedure 139
15.1.4. Flash Write Optimization 139
15.2. Non-volatile Data Storage 140
15.3. Security Options 140
15.4. Flash Write and Erase Guidelines 142
15.4.1. V_{DD} Maintenance and the V_{DD} monitor 142
15.4.2. PSWE Maintenance 142
15.4.3. System Clock 143
16. Power Management Modes 147
16.1. Idle Mode 147
16.2. Stop Mode 148
16.3. Suspend Mode 148
17. Reset Sources 150
17.1. Power-On Reset 151
17.2. Power-Fail Reset/VDD Monitor 152
17.3. External Reset 153
17.4. Missing Clock Detector Reset 153
17.5. Comparator0 Reset 154
17.6. PCA Watchdog Timer Reset 154
17.7. Flash Error Reset 154
17.8. Software Reset 154
18. External Data Memory Interface and On-Chip XRAM 156
18.1. Accessing XRAM 156
18.1.1. 16-Bit MOVX Example 156
18.1.2. 8-Bit MOVX Example 156
18.2. Configuring the External Memory Interface 157
18.3. Port Configuration 157
18.4. Multiplexed and Non-multiplexed Selection 162
18.4.1. Multiplexed Configuration 162

18.4.2. Non-multiplexed Configuration 163
18.5. Memory Mode Selection 164
18.5.1. Internal XRAM Only 164
18.5.2. Split Mode without Bank Select 164
18.5.3. Split Mode with Bank Select 165
18.5.4. External Only 165
18.6. Timing 165
18.6.1. Non-Multiplexed Mode 167
18.6.1.1. 16-bit MOVX: EMI0CF[4:2] = 101, 110, or 111 167
18.6.1.2. 8-bit MOVX without Bank Select: EMI0CF[4:2] = 101 or 111 168
18.6.1.3. 8-bit MOVX with Bank Select: EMI0CF[4:2] = 110 169
18.6.2. Multiplexed Mode 170
18.6.2.1. 16-bit MOVX: EMI0CF[4:2] = 001, 010, or 011 170
18.6.2.2. 8-bit MOVX without Bank Select: EMI0CF[4:2] = 001 or 011 171
18.6.2.3. 8-bit MOVX with Bank Select: EMI0CF[4:2] = 010 172
19. Oscillators and Clock Selection 174
19.1. System Clock Selection 174
19.2. Programmable Internal Oscillator 176
19.2.1. Internal Oscillator Suspend Mode 176
19.3. Clock Multiplier 179
19.4. External Oscillator Drive Circuit 181
19.4.1. External Crystal Example 183
19.4.2. External RC Example 184
19.4.3. External Capacitor Example 184
20. Port Input/Output 186
20.1. Port I/O Modes of Operation 188
20.1.1. Port Pins Configured for Analog I/O 188
20.1.2. Port Pins Configured For Digital I/O 188
20.1.3. Interfacing Port I/O in a Multi-Voltage System 189
20.2. Assigning Port I/O Pins to Analog and Digital Functions 189
20.2.1. Assigning Port I/O Pins to Analog Functions 189
20.2.2. Assigning Port I/O Pins to Digital Functions 189
20.2.3. Assigning Port I/O Pins to External Digital Event Capture Functions 190
20.3. Priority Crossbar Decoder 190
20.4. Port I/O Initialization 193
20.5. Port Match 198
20.6. Special Function Registers for Accessing and Configuring Port I/O 202
21. Local Interconnect Network (LIN0) 212
21.1. Software Interface with the LIN Controller 213
21.2. LIN Interface Setup and Operation 213
21.2.1. Mode Definition 213
21.2.2. Baud Rate Options: Manual or Autobaud 213
21.2.3. Baud Rate Calculations: Manual Mode 213
21.2.4. Baud Rate Calculations—Automatic Mode 215
21.3. LIN Master Mode Operation 216

21.4. LIN Slave Mode Operation 217
21.5. Sleep Mode and Wake-Up 218
21.6. Error Detection and Handling 218
21.7. LIN Registers 219
21.7.1. LIN Direct Access SFR Registers Definitions 219
21.7.2. LIN Indirect Access SFR Registers Definitions 221
22. Controller Area Network (CAN0) 229
22.1. Bosch CAN Controller Operation 230
22.1.1. CAN Controller Timing 230
22.1.2. CAN Register Access 231
22.1.3. Example Timing Calculation for 1 Mbit/Sec Communication 231
22.2. CAN Registers 233
22.2.1. CAN Controller Protocol Registers 233
22.2.2. Message Object Interface Registers 233
22.2.3. Message Handler Registers 233
22.2.4. CAN Register Assignment 234
23. SMBus 237
23.1. Supporting Documents 238
23.2. SMBus Configuration 238
23.3. SMBus Operation 238
23.3.1. Transmitter Vs. Receiver 239
23.3.2. Arbitration 239
23.3.3. Clock Low Extension 239
23.3.4. SCL Low Timeout 239
23.3.5. SCL High (SMBus Free) Timeout 240
23.4. Using the SMBus 240
23.4.1. SMBus Configuration Register 240
23.4.2. SMB0CN Control Register 244
23.4.3. Data Register 247
23.5. SMBus Transfer Modes 247
23.5.1. Write Sequence (Master) 248
23.5.2. Read Sequence (Master) 249
23.5.3. Write Sequence (Slave) 250
23.5.4. Read Sequence (Slave) 251
23.6. SMBus Status Decoding 251
24. UART0 254
24.1. Baud Rate Generator 254
24.2. Data Format 256
24.3. Configuration and Operation 257
24.3.1. Data Transmission 257
24.3.2. Data Reception 257
24.3.3. Multiprocessor Communications 258
25. UART1 263
25.1. Enhanced Baud Rate Generation 264
25.2. Operational Modes 265

25.2.1. 8-Bit UART 265
25.2.2. 9-Bit UART 265
25.3. Multiprocessor Communications 266
26. Enhanced Serial Peripheral Interface (SPI0) 270
26.1. Signal Descriptions 271
26.1.1. Master Out, Slave In (MOSI) 271
26.1.2. Master In, Slave Out (MISO) 271
26.1.3. Serial Clock (SCK) 271
26.1.4. Slave Select (NSS) 271
26.2. SPI0 Master Mode Operation 272
26.3. SPI0 Slave Mode Operation 274
26.4. SPI0 Interrupt Sources 274
26.5. Serial Clock Phase and Polarity 275
26.6. SPI Special Function Registers 276
27. Timers 283
27.1. Timer 0 and Timer 1 285
27.1.1. Mode 0: 13-bit Counter/Timer 285
27.1.2. Mode 1: 16-bit Counter/Timer 286
27.1.3. Mode 2: 8-bit Counter/Timer with Auto-Reload 286
27.1.4. Mode 3: Two 8-bit Counter/Timers (Timer 0 Only) 287
27.2. Timer 2 293
27.2.1. 16-bit Timer with Auto-Reload 293
27.2.2. 8-bit Timers with Auto-Reload 293
27.2.3. External Oscillator Capture Mode 294
27.3. Timer 3 299
27.3.1. 16-bit Timer with Auto-Reload 299
27.3.2. 8-bit Timers with Auto-Reload 299
27.3.3. External Oscillator Capture Mode 300
27.4. Timer 4 and Timer 5 305
27.4.1. Configuring Timer 4 and 5 to Count Down 305
27.4.2. Capture Mode 305
27.4.3. Auto-Reload Mode 306
27.4.4. Toggle Output Mode 307
28. Programmable Counter Array 0 (PCA0) 312
28.1. PCA0 Counter/Timer 313
28.2. PCA0 Interrupt Sources 314
28.3. Capture/Compare Modules 315
28.3.1. Edge-triggered Capture Mode 315
28.3.2. Software Timer (Compare) Mode 316
28.3.3. High-Speed Output Mode 317
28.3.4. Frequency Output Mode 318
28.3.5. 8-bit, 9-bit, 10-bit and 11-bit Pulse Width Modulator Modes 319
28.3.5.1. 8-bit Pulse Width Modulator Mode 319
28.3.5.2. 9/10/11-bit Pulse Width Modulator Mode 320
28.3.6. 16-Bit Pulse Width Modulator Mode 321

28.4. Watchdog Timer Mode 322
28.4.1. Watchdog Timer Operation 322
28.4.2. Watchdog Timer Usage 323
28.5. Register Descriptions for PCA0 325
29. Programmable Counter Array 1 (PCA1) 331
29.1. PCA1 Counter/Timer 332
29.2. PCA1 Interrupt Sources 333
29.3. Capture/Compare Modules 334
29.3.1. Edge-triggered Capture Mode 335
29.3.2. Software Timer (Compare) Mode 336
29.3.3. High-Speed Output Mode 337
29.3.4. Frequency Output Mode 338
29.3.5. 8-bit, 9-bit, 10-bit and 11-bit Pulse Width Modulator Modes 339
29.3.5.1. 8-bit Pulse Width Modulator Mode 339
29.3.5.2. 9/10/11-bit Pulse Width Modulator Mode 341
29.3.6. 16-Bit Pulse Width Modulator Mode 342
29.4. Register Descriptions for PCA1 343
30. C2 Interface 349
30.1. C2 Interface Registers 349
30.2. C2 Pin Sharing 353
Document Change List 354
Contact Information 356

List of Figures

Figure 1.1. C8051F580/1/4/5 Block Diagram 19
Figure 1.2. C8051F588/9-F590/1 Block Diagram 20
Figure 1.3. C8051F582/3/6/7 Block Diagram 21
Figure 3.1. QFP-48 Pinout Diagram (Top View) 27
Figure 3.2. QFN-48 Pinout Diagram (Top View) 28
Figure 3.3. QFN-40 Pinout Diagram (Top View) 29
Figure 3.4. QFP-32 Pinout Diagram (Top View) 30
Figure 3.5. QFN-32 Pinout Diagram (Top View) 31
Figure 4.1. QFP-48 Package Drawing 32
Figure 4.2. QFP-48 Landing Diagram 33
Figure 4.3. QFN-48 Package Drawing 34
Figure 4.4. QFN-48 Landing Diagram 35
Figure 4.5. Typical QFN-40 Package Drawing 36
Figure 4.6. QFN-40 Landing Diagram 37
Figure 4.7. QFP-32 Package Drawing 38
Figure 4.8. QFP-32 Package Drawing 39
Figure 4.9. QFN-32 Package Drawing 40
Figure 4.10. QFN-32 Package Drawing 41
Figure 5.1. Maximum System Clock Frequency vs. VDD Voltage 46
Figure 6.1. ADC0 Functional Block Diagram 54
Figure 6.2. ADC0 Tracking Modes 56
Figure 6.3. 12-Bit ADC Tracking Mode Example 57
Figure 6.4. 12-Bit ADC Burst Mode Example With Repeat Count Set to 4 58
Figure 6.5. ADC0 Equivalent Input Circuit 60
Figure 6.6. ADC Window Compare Example: Right-Justified Data 71
Figure 6.7. ADC Window Compare Example: Left-Justified Data 71
Figure 6.8. ADC0 Multiplexer Block Diagram 72
Figure 7.1. Temperature Sensor Transfer Function 74
Figure 8.1. Voltage Reference Functional Block Diagram 75
Figure 9.1. Comparator Functional Block Diagram 77
Figure 9.2. Comparator Hysteresis Plot 78
Figure 9.3. Comparator Input Multiplexer Block Diagram 85
Figure 10.1. External Capacitors for Voltage Regulator Input/Output—Regulator Enabled 89
Figure 10.2. External Capacitors for Voltage Regulator Input/Output—Regulator Disabled 90
Figure 11.1. CIP-51 Block Diagram 92
Figure 12.1. C8051F58x/F59x Memory Map 102
Figure 12.2. Flash Program Memory Map 103
Figure 12.3. Address Memory Map for Instruction Fetches 103
Figure 13.1. SFR Page Stack 107
Figure 13.2. SFR Page Stack While Using SFR Page 0x0 To Access SPI0DAT 108
Figure 13.3. SFR Page Stack After CAN0 Interrupt Occurs 109

Figure 13.4. SFR Page Stack Upon PCA Interrupt Occurring During a CAN0 ISR 110
Figure 13.5. SFR Page Stack Upon Return From PCA Interrupt 111
Figure 13.6. SFR Page Stack Upon Return From CAN0 Interrupt 112
Figure 15.1. Flash Program Memory Map 141
Figure 17.1. Reset Sources 152
Figure 17.2. Power-On and VDD Monitor Reset Timing 153
Figure 19.1. Oscillator Options 176
Figure 19.2. Example Clock Multiplier Output 181
Figure 19.3. External 32.768 kHz Quartz Crystal Oscillator Connection Diagram 186
Figure 20.1. Port I/O Functional Block Diagram 189
Figure 20.2. Port I/O Cell Block Diagram 190
Figure 20.3. Peripheral Availability on Port I/O Pins 193
Figure 20.4. Crossbar Priority Decoder in Example Configuration 194
Figure 21.1. LIN Block Diagram 214
Figure 22.1. Typical CAN Bus Configuration 231
Figure 22.2. CAN Controller Diagram 232
Figure 22.3. Four segments of a CAN Bit 234
Figure 23.1. SMBus Block Diagram 239
Figure 23.2. Typical SMBus Configuration 240
Figure 23.3. SMBus Transaction 241
Figure 23.4. Typical SMBus SCL Generation 243
Figure 23.5. Typical Master Write Sequence 250
Figure 23.6. Typical Master Read Sequence 251
Figure 23.7. Typical Slave Write Sequence 252
Figure 23.8. Typical Slave Read Sequence 253
Figure 24.1. UART0 Block Diagram 256
Figure 24.2. UART0 Timing Without Parity or Extra Bit 258
Figure 24.3. UART0 Timing With Parity 258
Figure 24.4. UART0 Timing With Extra Bit 258
Figure 24.5. Typical UART Interconnect Diagram 259
Figure 24.6. UART Multi-Processor Mode Interconnect Diagram 260
Figure 26.1. SPI Block Diagram 272
Figure 26.2. Multiple-Master Mode Connection Diagram 275
Figure 26.3. 3-Wire Single Master and 3-Wire Single Slave Mode Connection Diagram 275
Figure 26.4. 4-Wire Single Master Mode and 4-Wire Slave Mode Connection Diagram 275
Figure 26.5. Master Mode Data/Clock Timing 277
Figure 26.6. Slave Mode Data/Clock Timing (CKPHA = 0) 278
Figure 26.7. Slave Mode Data/Clock Timing (CKPHA = 1) 278
Figure 26.8. SPI Master Timing (CKPHA = 0) 282
Figure 26.9. SPI Master Timing (CKPHA = 1) 282
Figure 26.10. SPI Slave Timing (CKPHA = 0) 283
Figure 26.11. SPI Slave Timing (CKPHA = 1) 283
Figure 27.1. T0 Mode 0 Block Diagram 288

Figure 27.2. T0 Mode 2 Block Diagram 289
Figure 27.3. T0 Mode 3 Block Diagram 290
Figure 27.4. Timer 2 16-Bit Mode Block Diagram 295
Figure 27.5. Timer 2 8-Bit Mode Block Diagram 296
Figure 27.6. Timer 2 External Oscillator Capture Mode Block Diagram 297
Figure 27.7. Timer 3 16-Bit Mode Block Diagram 301
Figure 27.8. Timer 3 8-Bit Mode Block Diagram 302
Figure 27.9. Timer 3 External Oscillator Capture Mode Block Diagram 303
Figure 27.10. Timer 4 and 5 Capture Mode Block Diagram 308
Figure 27.11. Timer 4 and 5 Auto Reload and Toggle Mode Block Diagram 309
Figure 28.1. PCA0 Block Diagram 314
Figure 28.2. PCA0 Counter/Timer Block Diagram 315
Figure 28.3. PCA0 Interrupt Block Diagram 316
Figure 28.4. PCA0 Capture Mode Diagram 318
Figure 28.5. PCA0 Software Timer Mode Diagram 319
Figure 28.6. PCA0 High-Speed Output Mode Diagram 320
Figure 28.7. PCA0 Frequency Output Mode 321
Figure 28.8. PCA0 8-Bit PWM Mode Diagram 322
Figure 28.9. PCA0 9, 10 and 11-Bit PWM Mode Diagram 323
Figure 28.10. PCA0 16-Bit PWM Mode 324
Figure 28.11. PCA0 Module 5 with Watchdog Timer Enabled 325
Figure 29.1. PCA1 Block Diagram 333
Figure 29.2. PCA1 Counter/Timer Block Diagram 334
Figure 29.3. PCA1 Interrupt Block Diagram 335
Figure 29.4. PCA1 Capture Mode Diagram 337
Figure 29.5. PCA1 Software Timer Mode Diagram 338
Figure 29.6. PCA1 High-Speed Output Mode Diagram 339
Figure 29.7. PCA1 Frequency Output Mode 340
Figure 29.8. PCA1 8-Bit PWM Mode Diagram 342
Figure 29.9. PCA1 9, 10 and 11-Bit PWM Mode Diagram 343
Figure 29.10. PCA1 16-Bit PWM Mode 344
Figure 30.1. Typical C2 Pin Sharing 355

List of Tables

Table 2.1. Product Selection Guide 23
Table 3.1. Pin Definitions for the C8051F58x/F59x 24
Table 4.1. QFP-48 Package Dimensions 32
Table 4.2. QFP-48 Landing Diagram Dimensions 33
Table 4.3. QFN-48 Package Dimensions 34
Table 4.4. QFN-48 Landing Diagram Dimensions 35
Table 4.5. QFN-40 Package Dimensions 36
Table 4.6. QFN-40 Landing Diagram Dimensions 37
Table 4.7. QFP-32 Package Dimensions 38
Table 4.8. QFP-32 Landing Diagram Dimensions 39
Table 4.9. QFN-32 Package Dimensions 40
Table 4.10. QFN-32 Landing Diagram Dimensions 41
Table 5.1. Absolute Maximum Ratings 42
Table 5.2. Global Electrical Characteristics 43
Table 5.3. Port I/O DC Electrical Characteristics 47
Table 5.4. Reset Electrical Characteristics 48
Table 5.5. Flash Electrical Characteristics 48
Table 5.6. Internal High-Frequency Oscillator Electrical Characteristics 49
Table 5.7. Clock Multiplier Electrical Specifications 50
Table 5.8. Voltage Regulator Electrical Characteristics 50
Table 5.9. ADC0 Electrical Characteristics 51
Table 5.10. Temperature Sensor Electrical Characteristics 52
Table 5.11. Voltage Reference Electrical Characteristics 52
Table 5.12. Comparator 0, 1 and 2 Electrical Characteristics 53
Table 11.1. CIP-51 Instruction Set Summary (Prefetch-Enabled) 94
Table 13.1. Special Function Register (SFR) Memory Map for Pages 0x00, 0x10, and 0x0F 117
Table 13.2. Special Function Register (SFR) Memory Map for Page 0x0C 119
Table 13.3. Special Function Registers 120
Table 14.1. Interrupt Summary 128
Table 15.1. Flash Security Summary 141
Table 18.1. EMIF Pinout (C8051F580/1/4/5) 158
Table 18.2. EMIF Pinout (C8051F588/9-F590/1) 159
Table 18.3. AC Parameters for External Memory Interface 173
Table 20.1. Port I/O Assignment for Analog Functions 189
Table 20.2. Port I/O Assignment for Digital Functions 189
Table 20.3. Port I/O Assignment for External Digital Event Capture Functions 190
Table 21.1. Baud Rate Calculation Variable Ranges 213
Table 21.2. Manual Baud Rate Parameters Examples 215
Table 21.3. Autobaud Parameters Examples 216
Table 21.4. LIN Registers* (Indirectly Addressable) 221
Table 22.1. Background System Information 231
Table 22.2. Standard CAN Registers and Reset Values 234

Table 23.1. SMBus Clock Source Selection 241
Table 23.2. Minimum SDA Setup and Hold Times 242
Table 23.3. Sources for Hardware Changes to SMB0CN 246
Table 23.4. SMBus Status Decoding 252
Table 24.1. Baud Rate Generator Settings for Standard Baud Rates 255
Table 25.1. Timer Settings for Standard Baud Rates
Using The Internal 24 MHz Oscillator 269
Table 26.1. SPI Slave Timing Parameters 282
Table 28.1. PCA0 Timebase Input Options 313
Table 28.2. PCA0CPM and PCA0PWM Bit Settings for
PCA0 Capture/Compare Modules 315
Table 28.3. Watchdog Timer Timeout Intervals1 324
Table 29.1. PCA1 Timebase Input Options 332
Table 29.2. PCA1CPM and PCA1PWM Bit Settings for
PCA1 Capture/Compare Modules 334

List of Registers

SFR Definition 6.4. ADC0CF: ADC0 Configuration 65
SFR Definition 6.5. ADC0H: ADC0 Data Word MSB 66
SFR Definition 6.6. ADC0L: ADC0 Data Word LSB 66
SFR Definition 6.7. ADC0CN: ADC0 Control 67
SFR Definition 6.8. ADC0TK: ADC0 Tracking Mode Select 68
SFR Definition 6.9. ADC0GTH: ADC0 Greater-Than Data High Byte 69
SFR Definition 6.10. ADC0GTL: ADC0 Greater-Than Data Low Byte 69
SFR Definition 6.11. ADC0LTH: ADC0 Less-Than Data High Byte 70
SFR Definition 6.12. ADC0LTL: ADC0 Less-Than Data Low Byte 70
SFR Definition 6.13. ADC0MX: ADC0 Channel Select 73
SFR Definition 8.1. REF0CN: Reference Control 76
SFR Definition 9.1. CPT0CN: Comparator0 Control 79
SFR Definition 9.2. CPT0MD: Comparator0 Mode Selection 80
SFR Definition 9.3. CPT1CN: Comparator1 Control 81
SFR Definition 9.4. CPT1MD: Comparator1 Mode Selection 82
SFR Definition 9.5. CPT2CN: Comparator2 Control 83
SFR Definition 9.6. CPT2MD: Comparator2 Mode Selection 84
SFR Definition 9.7. CPT0MX: Comparator0 MUX Selection 86
SFR Definition 9.8. CPT1MX: Comparator1 MUX Selection 87
SFR Definition 9.9. CPT2MX: Comparator2 MUX Selection 88
SFR Definition 10.1. REG0CN: Regulator Control 90
SFR Definition 11.1. DPL: Data Pointer Low Byte 98
SFR Definition 11.2. DPH: Data Pointer High Byte 98
SFR Definition 11.3. SP: Stack Pointer 99
SFR Definition 11.4. ACC: Accumulator 99
SFR Definition 11.5. B: B Register 99
SFR Definition 11.6. PSW: Program Status Word 100
SFR Definition 11.7. SNn: Serial Number n 101
SFR Definition 12.1. PSBANK: Program Space Bank Select 104
SFR Definition 13.1. SFR0CN: SFR Page Control 113
SFR Definition 13.2. SFRPAGE: SFR Page 114
SFR Definition 13.3. SFRNEXT: SFR Next 115
SFR Definition 13.4. SFRLAST: SFR Last 116
SFR Definition 14.1. IE: Interrupt Enable 130
SFR Definition 14.2. IP: Interrupt Priority 131
SFR Definition 14.3. EIE1: Extended Interrupt Enable 1 132
SFR Definition 14.4. EIP1: Extended Interrupt Priority 1 133
SFR Definition 14.5. EIE2: Extended Interrupt Enable 2 134
SFR Definition 14.6. EIP2: Extended Interrupt Priority Enabled 2 135
SFR Definition 14.7. IT01CF: INT0/INT1 Configuration 137
SFR Definition 15.1. PSCTL: Program Store R/W Control 143
SFR Definition 15.2. FLKEY: Flash Lock and Key 144
SFR Definition 15.3. FLSCL: Flash Scale 145

SFR Definition 15.4. CCH0CN: Cache Control 146
SFR Definition 15.5. ONESHOT: Flash Oneshot Period 146
SFR Definition 16.1. PCON: Power Control 149
SFR Definition 17.1. VDM0CN: VDD Monitor Control 153
SFR Definition 17.2. RSTSRC: Reset Source 155
SFR Definition 18.1. EMI0CN: External Memory Interface Control 160
SFR Definition 18.2. EMI0CF: External Memory Configuration 161
SFR Definition 18.3. EMI0TC: External Memory Timing Control 166
SFR Definition 19.1. CLKSEL: Clock Select 175
SFR Definition 19.2. OSCICN: Internal Oscillator Control 177
SFR Definition 19.3. OSCICRS: Internal Oscillator Coarse Calibration 178
SFR Definition 19.4. OSCIFIN: Internal Oscillator Fine Calibration 178
SFR Definition 19.5. CLKMUL: Clock Multiplier 180
SFR Definition 19.6. OSCXCN: External Oscillator Control 182
SFR Definition 20.1. XBR0: Port I/O Crossbar Register 0 194
SFR Definition 20.2. XBR1: Port I/O Crossbar Register 1 195
SFR Definition 20.3. XBR2: Port I/O Crossbar Register 2 196
SFR Definition 20.4. XBR3: Port I/O Crossbar Register 3 197
SFR Definition 20.5. P0MASK: Port 0 Mask Register 198
SFR Definition 20.6. P0MAT: Port 0 Match Register 198
SFR Definition 20.7. P1MASK: Port 1 Mask Register 199
SFR Definition 20.8. P1MAT: Port 1 Match Register 199
SFR Definition 20.9. P2MASK: Port 2 Mask Register 200
SFR Definition 20.10. P2MAT: Port 2 Match Register 200
SFR Definition 20.11. P3MASK: Port 3 Mask Register 201
SFR Definition 20.12. P3MAT: Port 3 Match Register 201
SFR Definition 20.13. P0: Port 0 202
SFR Definition 20.14. P0MDIN: Port 0 Input Mode 203
SFR Definition 20.15. P0MDOUT: Port 0 Output Mode 203
SFR Definition 20.16. P0SKIP: Port 0 Skip 204
SFR Definition 20.17. P1: Port 1 204
SFR Definition 20.18. P1MDIN: Port 1 Input Mode 205
SFR Definition 20.19. P1MDOUT: Port 1 Output Mode 205
SFR Definition 20.20. P1SKIP: Port 1 Skip 206
SFR Definition 20.21. P2: Port 2 206
SFR Definition 20.22. P2MDIN: Port 2 Input Mode 207
SFR Definition 20.23. P2MDOUT: Port 2 Output Mode 207
SFR Definition 20.24. P2SKIP: Port 2 Skip 208
SFR Definition 20.25. P3: Port 3 208
SFR Definition 20.26. P3MDIN: Port 3 Input Mode 209
SFR Definition 20.27. P3MDOUT: Port 3 Output Mode 209
SFR Definition 20.28. P3SKIP: Port 3Skip 210
SFR Definition 20.29. P4: Port 4 210
SFR Definition 20.30. P4MDOUT: Port 4 Output Mode 211
SFR Definition 21.1. LIN0ADR: LIN0 Indirect Address Register 219

SFR Definition 21.2. LIN0DAT: LIN0 Indirect Data Register 219
SFR Definition 21.3. LIN0CF: LIN0 Control Mode Register 220
SFR Definition 22.1. CAN0CFG: CAN Clock Configuration 236
SFR Definition 23.1. SMB0CF: SMBus Clock/Configuration 243
SFR Definition 23.2. SMB0CN: SMBus Control 245
SFR Definition 23.3. SMB0DAT: SMBus Data 247
SFR Definition 24.1. SCON0: Serial Port 0 Control 259
SFR Definition 24.2. SMOD0: Serial Port 0 Control 260
SFR Definition 24.3. SBUF0: Serial (UART0) Port Data Buffer 261
SFR Definition 24.4. SBCON0: UART0 Baud Rate Generator Control 261
SFR Definition 24.6. SBRLL0: UART0 Baud Rate Generator Reload Low Byte 262
SFR Definition 24.5. SBRLH0: UART0 Baud Rate Generator Reload High Byte 262
SFR Definition 25.1. SCON1: Serial Port 1 Control 267
SFR Definition 25.2. SBUF1: Serial (UART1) Port Data Buffer 268
SFR Definition 26.1. SPI0CFG: SPI0 Configuration 277
SFR Definition 26.2. SPI0CN: SPI0 Control 278
SFR Definition 26.3. SPI0CKR: SPI0 Clock Rate 279
SFR Definition 26.4. SPI0DAT: SPI0 Data 279
SFR Definition 27.1. CKCON: Clock Control 284
SFR Definition 27.2. TCON: Timer Control 289
SFR Definition 27.3. TMOD: Timer Mode 290
SFR Definition 27.4. TL0: Timer 0 Low Byte 291
SFR Definition 27.5. TL1: Timer 1 Low Byte 291
SFR Definition 27.6. TH0: Timer 0 High Byte 292
SFR Definition 27.7. TH1: Timer 1 High Byte 292
SFR Definition 27.8. TMR2CN: Timer 2 Control 296
SFR Definition 27.9. TMR2RLL: Timer 2 Reload Register Low Byte 297
SFR Definition 27.10. TMR2RLH: Timer 2 Reload Register High Byte 297
SFR Definition 27.11. TMR2L: Timer 2 Low Byte 298
SFR Definition 27.12. TMR2H Timer 2 High Byte 298
SFR Definition 27.13. TMR3CN: Timer 3 Control 302
SFR Definition 27.14. TMR3RLL: Timer 3 Reload Register Low Byte 303
SFR Definition 27.15. TMR3RLH: Timer 3 Reload Register High Byte 303
SFR Definition 27.16. TMR3L: Timer 3 Low Byte 304
SFR Definition 27.17. TMR3H Timer 3 High Byte 304
SFR Definition 27.18. TMRnCN: Timer 4 and 5 Control 308
SFR Definition 27.19. TMRnCF: Timer 4 and 5 Configuration 309
SFR Definition 27.20. TMRnCAPL: Timer 4 and 5 Capture Register Low Byte 310
SFR Definition 27.21. TMRnCAPH: Timer 4 and 5 Capture Register High Byte 310
SFR Definition 27.22. TMRnL: Timer 4 and 5 Low Byte 311
SFR Definition 27.23. TMRnH Timer 4 and 5 High Byte 311
SFR Definition 28.1. PCA0CN: PCA0 Control 325
SFR Definition 28.2. PCA0MD: PCA0 Mode 326
SFR Definition 28.3. PCA0PWM: PCA0 PWM Configuration 327
SFR Definition 28.4. PCA0CPMn: PCA0 Capture/Compare Mode 328

SFR Definition 28.5. PCA0L: PCA0 Counter/Timer Low Byte 329
SFR Definition 28.6. PCA0H: PCA0 Counter/Timer High Byte 329
SFR Definition 28.7. PCA0CPLn: PCA0 Capture Module Low Byte 330
SFR Definition 28.8. PCA0CPHn: PCA0 Capture Module High Byte 330
SFR Definition 29.1. PCA1CN: PCA1 Control 343
SFR Definition 29.2. PCA1MD: PCA1 Mode 344
SFR Definition 29.3. PCA1PWM: PCA1 PWM Configuration 345
SFR Definition 29.4. PCA1CPMn: PCA1 Capture/Compare Mode 346
SFR Definition 29.5. PCA1L: PCA1 Counter/Timer Low Byte 347
SFR Definition 29.6. PCA1H: PCA1 Counter/Timer High Byte 347
SFR Definition 29.7. PCA1CPLn: PCA1 Capture Module Low Byte 348
SFR Definition 29.8. PCA1CPHn: PCA1 Capture Module High Byte 348

1. System Overview

C8051F58x/F59x devices are fully integrated mixed-signal System-on-a-Chip MCUs. Highlighted features are listed below. Refer to Table 2.1 for specific product feature selection and part ordering numbers.

- High-speed pipelined 8051-compatible microcontroller core (up to 50 MIPS)
- In-system, full-speed, non-intrusive debug interface (on-chip)
- Controller Area Network (CAN 2.0B) Controller with 32 message objects, each with its own indentifier mask (C8051F580/2/4/6/8-F590)
- LIN 2.1 peripheral (fully backwards compatible, master and slave modes) (C8051F580/2/4/6/8-F590)
- True 12-bit 200 ksps 32-channel single-ended ADC with analog multiplexer
- Precision programmable 24 MHz internal oscillator that is within ±0.5% across the temperature range and for VDD voltages greater than or equal to the on-chip voltage regulator minimum output at the low setting. The oscillator is within ±1.0% for VDD voltages below this minimum output setting.
- On-chip Clock Multiplier to reach up to 50 MHz
- 128 kB (C8051F580/1/2/3/8/9) or 96 kB (C8051F584/5/6/7-F590/1) of on-chip Flash memory
- 8448 bytes of on-chip RAM
- SMBus/I2C, Two Enhanced UARTs, and Enhanced SPI serial interfaces implemented in hardware
- Six general-purpose 16-bit timers
- External Data Memory Interface (C8051F580/1/4/5) with 64 kB address space
- Two Programmable Counter/Timer Array (PCA) modules with six capture/compare modules each and one with a Watchdog Timer function
- Three Voltage Comparators
- On-chip Voltage Regulator
- On-chip Power-On Reset, V_{DD} Monitor, and Temperature Sensor
- 40, 33 or 25 Port I/O (5 V push-pull)

With an on-chip Voltage Regulator, Power-On Reset and V_{DD} monitors, Watchdog Timer, and clock oscillator, the C8051F58x/F59x devices are truly stand-alone System-on-a-Chip solutions. The Flash memory can be reprogrammed even in-circuit, providing non-volatile data storage, and also allowing field upgrades of the 8051 firmware. User software has complete control of all peripherals, and may individually shut down any or all peripherals for power savings.

The on-chip Silicon Labs 2-Wire (C2) Development Interface allows non-intrusive (uses no on-chip resources), full speed, in-circuit debugging using the production MCU installed in the final application. This debug logic supports inspection and modification of memory and registers, setting breakpoints, single stepping, run and halt commands. All analog and digital peripherals are fully functional while debugging using C2. The two C2 interface pins can be shared with user functions, allowing in-system debugging without occupying package pins.

The devices are specified for 1.8 V to 5.25 V operation over the automotive temperature range (–40 to +125 °C). The Port I/O and $\overline{RST}$ pins can interface to 5 V logic by setting the VIO pin to 5 V. The C8051F580/1/4/5 devices are available in 48-pin QFP and QFN packages, and the C8051F588/9-F590/1 devices are available in a 40-pin QFN package, and the C8051F582/3/6/7 devices are available in 32-pin QFP and QFN packages. All package options are lead-free and RoHS compliant. See Table 2.1 for ordering information. Block diagrams are included in Figure 1.1 and Figure 1.3.



Figure 1.1. C8051F580/1/4/5 Block Diagram



Figure 1.2. C8051F588/9-F590/1 Block Diagram



Figure 1.3. C8051F582/3/6/7 Block Diagram

2. Ordering Information

The following features are common to all devices in this family:

- 50 MHz system clock and 50 MIPS throughput (peak)
- 8448 bytes of RAM (256 internal bytes and 8192 XRAM bytes
- SMBus/I^2C, Enhanced SPI, Two UARTs
- Six Timers
- 12 Programmable Counter Array channels
- 12-bit, 200 ksps ADC
- Internal 24 MHz oscillator
- Internal Voltage Regulator
- Internal Voltage Reference and Temperature Sensor
- Three Analog Comparators

Table 2.1 shows the feature that differentiate the devices in this family.

Table 2.1. Product Selection Guide

Ordering Part Number	Flash Memory (kB)	CAN2.0B	LIN2.1	Digital Port I/Os	External Memory Interface	Package	Ordering Part Number	Flash Memory (kB)	CAN2.0B	LIN2.1	Digital Port I/Os	External Memory Interface	Package
C8051F580-IQ	128	✓	✓	40	✓	QFP-48	C8051F585-IQ	96	—	—	40	✓	QFP-48
C8051F580-IM	128	✓	✓	40	✓	QFN-48	C8051F585-IM	96	—	—	40	✓	QFN-48
C8051F581-IQ	128	—	—	40	✓	QFP-48	C8051F586-IQ	96	✓	✓	25	—	QFP-32
C8051F581-IM	128	—	—	40	✓	QFN-48	C8051F586-IM	96	✓	✓	25	—	QFN-32
C8051F582-IQ	128	✓	✓	25	—	QFP-32	C8051F587-IQ	96	—	—	25	—	QFP-32
C8051F582-IM	128	✓	✓	25	—	QFN-32	C8051F587-IM	96	—	—	25	—	QFN-32
C8051F583-IQ	128	—	—	25	—	QFP-32	C8051F588-IM	128	✓	✓	33	✓	QFN-40
C8051F583-IM	128	—	—	25	—	QFN-32	C8051F589-IM	128	—	—	33	✓	QFN-40
C8051F584-IQ	96	✓	✓	40	✓	QFP-48	C8051F590-IM	96	✓	✓	33	✓	QFN-40
C8051F584-IM	96	✓	✓	40	✓	QFN-48	C8051F591-IM	96	—	—	33	✓	QFN-40

Note: The suffix of the part number indicates the device rating and the package. All devices are RoHS compliant.

All of these devices are also available in an automotive version. For the automotive version, the -I in the ordering part number is replaced with -A. For example, the automotive version of the C8051F580-IM is the C8051F580-AM.

The -AM and -AQ devices receive full automotive quality production status, including AEC-Q100 qualification, registration with International Material Data System (IMDS) and Part Production Approval Process (PPAP) documentation. PPAP documentation is available at www.silabs.com with a registered and NDA approved user account. The -AM and -AQ devices enable high volume automotive OEM applications with their enhanced testing and processing. Please contact Silicon Labs sales for more information regarding –AM and -AQ devices for your automotive project.

3. Pin Definitions

Table 3.1. Pin Definitions for the C8051F58x/F59x

Name	Pin F580/1/4/5 (48-pin)	Pin F588/9-F590/1 (40-pin)	Pin F582/3/6/7 (32-pin)	Type	Description
VDD	4	4	4		Digital Supply Voltage. Must be connected.
GND	6	6	6		Digital Ground. Must be connected.
VDDA	5	5	5		Analog Supply Voltage. Must be connected.
GNDA	7	7	7		Analog Ground. Must be connected.
VREGIN	3	3	3		Voltage Regulator Input
VIO	2	2	2		Port I/O Supply Voltage. Must be connected.
$\overline{\text{RST}}$/ C2CK	12	10	10	D I/O D I/O	Device Reset. Open-drain output of internal POR or V_{DD} Monitor. An external source can initiate a system reset by driving this pin low. Clock signal for the C2 Debug Interface.
C2D	11	—	—	D I/O	Bi-directional data signal for the C2 Debug Interface.
P4.0/ C2D	—	9	—	D I/O or A In D I/O	Port 4.0. See SFR Definition 20.29 for a description. Bi-directional data signal for the C2 Debug Interface.
P3.0/ C2D	—		9	D I/O or A In D I/O	Port 3.0. See SFR Definition 20.25 for a description. Bi-directional data signal for the C2 Debug Interface.
P0.0	8	8	8	D I/O or A In	Port 0.0. See SFR Definition 20.13 for a description.
P0.1	1	1	1	D I/O or A In	Port 0.1
P0.2	48	40	32	D I/O or A In	Port 0.2
P0.3	47	39	31	D I/O or A In	Port 0.3
P0.4	46	38	30	D I/O or A In	Port 0.4
P0.5	45	37	29	D I/O or A In	Port 0.5

Table 3.1. Pin Definitions for the C8051F58x/F59x (Continued)

Name	Pin F580/1/4/5 (48-pin)	Pin F588/9-F590/1 (40-pin)	Pin F582/3/6/7 (32-pin)	Type	Description
P0.6	44	36	28	D I/O or A In	Port 0.6
P0.7	43	35	27	D I/O or A In	Port 0.7
P1.0	42	34	26	D I/O or A In	Port 1.0. See SFR Definition 20.17 for a description.
P1.1	41	33	25	D I/O or A In	Port 1.1.
P1.2	40	32	24	D I/O or A In	Port 1.2.
P1.3	39	31	23	D I/O or A In	Port 1.3.
P1.4	38	30	22	D I/O or A In	Port 1.4.
P1.5	37	29	21	D I/O or A In	Port 1.5.
P1.6	36	28	20	D I/O or A In	Port 1.6.
P1.7	35	27	19	D I/O or A In	Port 1.7.
P2.0	34	26	18	D I/O or A In	Port 2.0. See SFR Definition 20.21 for a description.
P2.1	33	25	17	D I/O or A In	Port 2.1.
P2.2	32	24	16	D I/O or A In	Port 2.2.
P2.3	31	23	15	D I/O or A In	Port 2.3.
P2.4	30	22	14	D I/O or A In	Port 2.4.
P2.5	29	21	13	D I/O or A In	Port 2.5.
P2.6	28	20	12	D I/O or A In	Port 2.6.
P2.7	27	19	11	D I/O or A In	Port 2.7.
P3.0	26	18	—	D I/O or A In	Port 3.0. See SFR Definition 20.25 for a description.
P3.1	25	17	—	D I/O or A In	Port 3.1.
P3.2	24	16	—	D I/O or A In	Port 3.2.
P3.3	23	15	—	D I/O or A In	Port 3.3.
P3.4	22	14	—	D I/O or A In	Port 3.4.
P3.5	21	13	—	D I/O or A In	Port 3.5.
P3.6	20	12	—	D I/O or A In	Port 3.6.

Table 3.1. Pin Definitions for the C8051F58x/F59x (Continued)

Name	Pin F580/1/4/5 (48-pin)	Pin F588/9-F590/1 (40-pin)	Pin F582/3/6/7 (32-pin)	Type	Description
P3.7	19	11	—	D I/O or A In	Port 3.7.
P4.0	18	—	—	D I/O	Port 4.0. See SFR Definition 20.29 for a description.
P4.1	17	—	—	D I/O	Port 4.1.
P4.2	16	—	—	D I/O	Port 4.2.
P4.3	15	—	—	D I/O	Port 4.3.
P4.4	14	—	—	D I/O	Port 4.4.
P4.5	13	—	—	D I/O	Port 4.5.
P4.6	10	—	—	D I/O	Port 4.6.
P4.7	9	—	—	D I/O	Port 4.7.