



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



### Ultra-Low Power

- 160  $\mu$ A/MHz in active mode (24.5 MHz clock)
- 2  $\mu$ s wake-up time (two-cell mode)
- 10 nA sleep mode with memory retention;
- 50 nA sleep mode with brownout detector
- 300 nA sleep mode with LFO ('F912/02 only)
- 600 nA sleep mode with external crystal

### Supply Voltage 0.9 to 3.6 V

- One-cell mode supports 0.9 to 1.8 V operation ('F911/01). 'F912 and 'F902 devices can operate from 0.9 to 3.6 V continuously
- Two-cell mode supports 1.8 to 3.6 V operation
- Built-in dc-dc converter with 1.8 to 3.3 V output for use in one-cell mode
- Built-in LDO regulator allows a high analog supply voltage and low digital core voltage
- 2 built in supply monitors (brownout detectors)

### 12-Bit or 10-Bit Analog to Digital Converter

- $\pm 1$  LSB INL (10-bit mode);  $\pm 1.5$  LSB INL (12-bit mode, 'F912/02 only) no missing codes
- Programmable throughput up to 300 ksp/s (10-Bit Mode) or 75 ksp/s (12-bit mode, 'F912/02 only)
- Up to 15 external inputs
- On-chip voltage reference
- On-Chip PGA allows measuring voltages up to twice the reference voltage
- 16-bit auto-averaging accumulator with burst mode provides increased ADC resolution
- Data dependent windowed interrupt generator
- Built-in temperature sensor

### Two Comparators

- Programmable hysteresis and response time
- Configurable as wake-up or reset source
- Up to 15 Capacitive Touch Sense Inputs

### 6-Bit Programmable Current Reference

- Up to  $\pm 500$   $\mu$ A. Can be used as a bias or for generating a custom reference voltage
- PWM enhanced mode on 'F912/02 devices

### High-Speed 8051 $\mu$ C Core

- Pipelined instruction architecture; executes 70% of instructions in 1 or 2 system clocks
- Up to **25 MIPS** throughput with 25 MHz clock
- Expanded interrupt handler

### Memory

- 768 bytes RAM
- 16 kB ('F912/1), or 8 kB ('F902/1) Flash; In-system programmable

### Digital Peripherals

- 16 port I/O; All 5 V tolerant with high sink current and programmable drive strength
- Hardware SMBus™ (I<sup>2</sup>C™ Compatible), 2 x SPI™, and UART serial ports available concurrently
- Four general purpose 16-bit counter/timers
- Programmable 16-bit counter/timer array with six capture/compare modules and watchdog timer

### Clock Sources

- Internal oscillators: 24.5 MHz, 2% accuracy supports UART operation; 20 MHz low power oscillator requires very little bias current.
- External oscillator: Crystal, RC, C, or CMOS clock
- SmarTClock oscillator: 32 kHz crystal or internal low frequency oscillator ('F912/02) or self-oscillate mode
- Can switch between clock sources on-the-fly; useful in implementing various power saving modes


### On-Chip Debug

- On-chip debug circuitry facilitates full-speed, non-intrusive in-system debug (no emulator required)
- Provides 4 breakpoints, single stepping
- Inspect/modify memory and registers
- Complete development kit

### Packages

- 24-pin QFN (4 x 4 mm)
- 24-pin QSOP (easy to hand-solder)
- Tested die available

**Temperature Range: -40 to +85 °C**



# C8051F91x-C8051F90x

---



## Table of Contents

<b>1. System Overview</b> .....	<b>17</b>
1.1. CIP-51™ Microcontroller Core.....	20
1.1.1. Fully 8051 Compatible.....	20
1.1.2. Improved Throughput.....	20
1.1.3. Additional Features .....	20
1.2. Port Input/Output.....	21
1.3. Serial Ports .....	22
1.4. Programmable Counter Array .....	22
1.5. SAR ADC with 16-bit Auto-Averaging Accumulator and Autonomous Low Power Burst Mode .....	23
1.6. Programmable Current Reference (IREF0) .....	24
1.7. Comparators .....	24
<b>2. Ordering Information</b> .....	<b>26</b>
<b>3. Pinout and Package Definitions</b> .....	<b>27</b>
<b>4. Electrical Characteristics</b> .....	<b>36</b>
4.1. Absolute Maximum Specifications .....	36
4.2. Electrical Characteristics.....	37
<b>5. SAR ADC with 16-bit Auto-Averaging Accumulator and Autonomous Low Power Burst Mode</b> .....	<b>61</b>
5.1. Output Code Formatting .....	62
5.2. Modes of Operation .....	63
5.2.1. Starting a Conversion.....	63
5.2.2. Tracking Modes.....	64
5.2.3. Burst Mode .....	65
5.2.4. Settling Time Requirements .....	66
5.2.5. Gain Setting.....	67
5.3. 8-Bit Mode.....	67
5.4. 12-Bit Mode (C8051F912/02 Only).....	67
5.5. Low Power Mode (C8051F912/902 only) .....	67
5.6. Programmable Window Detector .....	75
5.6.1. Window Detector In Single-Ended Mode .....	77
5.6.2. ADC0 Specifications.....	77
5.7. ADC0 Analog Multiplexer.....	78
5.8. Temperature Sensor .....	80
5.8.1. Calibration .....	81
5.9. Voltage and Ground Reference Options.....	83
5.10. External Voltage References.....	84
5.11. Internal Voltage References .....	84
5.12. Analog Ground Reference.....	84
5.13. Temperature Sensor Enable .....	84
5.14. Voltage Reference Electrical Specifications .....	85
<b>6. Programmable Current Reference (IREF0)</b> .....	<b>86</b>
6.1. PWM Enhanced Mode .....	86

# C8051F91x-C8051F90x

---

6.2. IREF0 Specifications.....	87
<b>7. Comparators .....</b>	<b>88</b>
7.1. Comparator Inputs .....	88
7.2. Comparator Outputs .....	89
7.3. Comparator Response Time.....	90
7.4. Comparator Hysteresis .....	90
7.5. Comparator Register Descriptions.....	91
7.6. Comparator0 and Comparator1 Analog Multiplexers.....	95
<b>8. CIP-51 Microcontroller .....</b>	<b>98</b>
8.1. Performance .....	98
8.2. Programming and Debugging Support .....	99
8.3. Instruction Set.....	99
8.3.1. Instruction and CPU Timing .....	99
8.4. CIP-51 Register Descriptions.....	104
<b>9. Memory Organization.....</b>	<b>107</b>
9.1. Program Memory .....	108
9.1.1. MOVX Instruction and Program Memory .....	108
9.2. Data Memory .....	108
9.2.1. Internal RAM .....	108
9.2.2. External RAM .....	110
<b>10. On-Chip XRAM.....</b>	<b>111</b>
10.1. Accessing XRAM.....	111
10.1.1. 16-Bit MOVX Example .....	111
10.1.2. 8-Bit MOVX Example .....	111
10.2. Special Function Registers.....	112
<b>11. Special Function Registers .....</b>	<b>113</b>
11.1. SFR Paging .....	114
<b>12. Interrupt Handler .....</b>	<b>120</b>
12.1. Enabling Interrupt Sources .....	120
12.2. MCU Interrupt Sources and Vectors.....	120
12.3. Interrupt Priorities .....	121
12.4. Interrupt Latency.....	121
12.5. Interrupt Register Descriptions.....	123
12.6. External Interrupts INT0 and INT1 .....	130
<b>13. Flash Memory .....</b>	<b>132</b>
13.1. Programming The Flash Memory .....	132
13.1.1. Flash Lock and Key Functions .....	132
13.1.2. Flash Erase Procedure .....	133
13.1.3. Flash Write Procedure .....	133
13.2. Non-volatile Data Storage .....	133
13.3. Security Options .....	134
13.4. Determining the Device Part Number at Run Time .....	136
13.5. Flash Write and Erase Guidelines .....	137
13.5.1. VDD Maintenance and the VDD Monitor .....	137
13.5.2. PSWE Maintenance .....	138

---

13.5.3. System Clock .....	138
13.6. Minimizing Flash Read Current .....	139
<b>14. Power Management.....</b>	<b>143</b>
14.1. Normal Mode .....	144
14.2. Idle Mode .....	145
14.3. Stop Mode .....	145
14.4. Suspend Mode .....	146
14.5. Sleep Mode .....	146
14.6. Configuring Wakeup Sources.....	147
14.7. Determining the Event that Caused the Last Wakeup.....	148
14.8. Power Management Specifications .....	151
<b>15. Cyclic Redundancy Check Unit (CRC0) .....</b>	<b>152</b>
15.1. CRC Algorithm.....	152
15.2. Preparing for a CRC Calculation .....	154
15.3. Performing a CRC Calculation .....	154
15.4. Accessing the CRC0 Result .....	154
15.5. CRC0 Bit Reverse Feature.....	159
<b>16. On-Chip DC-DC Converter (DC0) .....</b>	<b>160</b>
16.1. Startup Behavior.....	161
16.2. <b>High Power Applications</b> .....	<b>162</b>
16.3. Pulse Skipping Mode.....	162
16.4. Enabling the DC-DC Converter .....	163
16.5. Minimizing Power Supply Noise .....	164
16.6. Selecting the Optimum Switch Size.....	164
16.7. DC-DC Converter Clocking Options.....	164
16.8. DC-DC Converter Behavior in Sleep Mode .....	164
16.9. Bypass Mode (C8051F912/02 only).....	165
16.10. Low Power Mode (C8051F912/02 only).....	165
16.11. Passive Diode Mode (C8051F912/02 only).....	166
16.12. DC-DC Converter Register Descriptions .....	167
16.13. DC-DC Converter Specifications .....	169
<b>17. Voltage Regulator (VREG0) .....</b>	<b>170</b>
17.1. Voltage Regulator Electrical Specifications .....	170
<b>18. Reset Sources.....</b>	<b>171</b>
18.1. Power-On (VBAT Supply Monitor) Reset .....	172
18.2. Power-Fail (VDD/DC+ Supply Monitor) Reset.....	173
18.3. External Reset .....	176
18.4. Missing Clock Detector Reset .....	176
18.5. Comparator0 Reset .....	176
18.6. PCA Watchdog Timer Reset .....	176
18.7. Flash Error Reset .....	177
18.8. SmaRTClock (Real Time Clock) Reset .....	177
18.9. Software Reset.....	177
<b>19. Clocking Sources .....</b>	<b>179</b>
19.1. Programmable Precision Internal Oscillator .....	180

# C8051F91x-C8051F90x

---

19.2.Low Power Internal Oscillator.....	180
19.3.External Oscillator Drive Circuit.....	180
19.3.1.External Crystal Mode.....	180
19.3.2.External RC Mode.....	182
19.3.3.External Capacitor Mode.....	183
19.3.4.External CMOS Clock Mode .....	184
19.4.Special Function Registers for Selecting and Configuring the System Clock	185
<b>20. SmaRTClock (Real Time Clock) .....</b>	<b>188</b>
20.1.SmaRTClock Interface .....	189
20.1.1.SmaRTClock Lock and Key Functions.....	189
20.1.2.Using RTC0ADR and RTC0DAT to Access SmaRTClock Internal Registers .....	190
20.1.3.RTC0ADR Short Strobe Feature.....	190
20.1.4.SmaRTClock Interface Autoread Feature .....	190
20.1.5.RTC0ADR Autoincrement Feature.....	191
20.2.SmaRTClock Clocking Sources .....	194
20.2.1.Using the SmaRTClock Oscillator with a Crystal or External CMOS Clock .....	194
20.2.2.Using the SmaRTClock Oscillator in Self-Oscillate Mode.....	195
20.2.3.Using the Low Frequency Oscillator (LFO) .....	195
20.2.4.Programmable Load Capacitance.....	196
20.2.5Automatic Gain Control (Crystal Mode Only) and SmaRTClock Bias Doubling .....	197
20.2.6.Missing SmaRTClock Detector .....	199
20.2.7.SmaRTClock Oscillator Crystal Valid Detector .....	199
20.3.SmaRTClock Timer and Alarm Function.....	199
20.3.1.Setting and Reading the SmaRTClock Timer Value .....	199
20.3.2.Setting a SmaRTClock Alarm .....	200
20.3.3.Software Considerations for using the SmaRTClock Timer and Alarm .	200
<b>21. Port Input/Output.....</b>	<b>205</b>
21.1.Port I/O Modes of Operation.....	206
21.1.1.Port Pins Configured for Analog I/O.....	206
21.1.2.Port Pins Configured For Digital I/O.....	206
21.1.3.Interfacing Port I/O to 5 V and 3.3 V Logic.....	207
21.1.4.Increasing Port I/O Drive Strength .....	207
21.2.Assigning Port I/O Pins to Analog and Digital Functions.....	207
21.2.1.Assigning Port I/O Pins to Analog Functions .....	207
21.2.2.Assigning Port I/O Pins to Digital Functions.....	208
21.2.3.Assigning Port I/O Pins to External Digital Event Capture Functions ....	208
21.3.Priority Crossbar Decoder .....	209
21.4.Port Match .....	215
21.5.Special Function Registers for Accessing and Configuring Port I/O .....	217
<b>22. SMBus .....</b>	<b>225</b>
22.1.Supporting Documents.....	226
22.2.SMBus Configuration.....	226

---

---

22.3.SMBus Operation .....	227
22.3.1.Transmitter Vs. Receiver.....	227
22.3.2.Arbitration.....	227
22.3.3.Clock Low Extension.....	228
22.3.4.SCL Low Timeout.....	228
22.3.5.SCL High (SMBus Free) Timeout .....	228
22.4.Using the SMBus.....	229
22.4.1.SMBus Configuration Register.....	230
22.4.2.SMB0CN Control Register .....	233
22.4.3.Hardware Slave Address Recognition .....	236
22.4.4.Data Register .....	238
22.5.SMBus Transfer Modes.....	239
22.5.1.Write Sequence (Master) .....	239
22.5.2.Read Sequence (Master) .....	240
22.5.3.Write Sequence (Slave) .....	241
22.5.4.Read Sequence (Slave).....	242
22.6.SMBus Status Decoding.....	242
<b>23. UART0.....</b>	<b>247</b>
23.1.Enhanced Baud Rate Generation.....	248
23.2.Operational Modes .....	249
23.2.1.8-Bit UART .....	249
23.2.2.9-Bit UART .....	250
23.3.Multiprocessor Communications .....	250
<b>24. Enhanced Serial Peripheral Interface (SPI0 and SPI1).....</b>	<b>255</b>
24.1.Signal Descriptions.....	256
24.1.1.Master Out, Slave In (MOSI).....	256
24.1.2.Master In, Slave Out (MISO).....	256
24.1.3.Serial Clock (SCK) .....	256
24.1.4.Slave Select (NSS) .....	256
24.2.SPI Master Mode Operation .....	257
24.3.SPI Slave Mode Operation .....	259
24.4.SPI Interrupt Sources .....	259
24.5.Serial Clock Phase and Polarity .....	260
24.6.SPI Special Function Registers .....	262
<b>25. Timers.....</b>	<b>270</b>
25.1.Timer 0 and Timer 1 .....	272
25.1.1.Mode 0: 13-bit Counter/Timer .....	272
25.1.2.Mode 1: 16-bit Counter/Timer .....	273
25.1.3.Mode 2: 8-bit Counter/Timer with Auto-Reload.....	274
25.1.4.Mode 3: Two 8-bit Counter/Timers (Timer 0 Only).....	275
25.2.Timer 2 .....	280
25.2.1.16-bit Timer with Auto-Reload.....	280
25.2.2.8-bit Timers with Auto-Reload.....	281
25.2.3.Comparator 0/SmaRTClock Capture Mode .....	282
25.3.Timer 3 .....	286



# C8051F91x-C8051F90x

---

25.3.1.16-bit Timer with Auto-Reload.....	286
25.3.2.8-bit Timers with Auto-Reload.....	287
25.3.3.Comparator 1/External Oscillator Capture Mode .....	288
<b>26. Programmable Counter Array .....</b>	<b>292</b>
26.1.PCA Counter/Timer .....	293
26.2.PCA0 Interrupt Sources.....	294
26.3.Capture/Compare Modules .....	296
26.3.1.Edge-triggered Capture Mode.....	297
26.3.2.Software Timer (Compare) Mode.....	298
26.3.3.High-Speed Output Mode .....	299
26.3.4.Frequency Output Mode .....	300
26.3.5. 8-Bit, 9-Bit, 10-Bit and 11-Bit Pulse Width Modulator Modes.....	301
26.3.6. 16-Bit Pulse Width Modulator Mode.....	303
26.4.Watchdog Timer Mode .....	304
26.4.1.Watchdog Timer Operation .....	304
26.4.2.Watchdog Timer Usage .....	305
26.5.Register Descriptions for PCA0.....	306
<b>27. C2 Interface .....</b>	<b>312</b>
27.1.C2 Interface Registers.....	312
27.2.C2 Pin Sharing .....	315
<b>Document Change List.....</b>	<b>316</b>
<b>Contact Information.....</b>	<b>318</b>

## List of Figures

Figure 1.1. C8051F912 Block Diagram .....	18
Figure 1.2. C8051F911 Block Diagram .....	18
Figure 1.3. C8051F902 Block Diagram .....	19
Figure 1.4. C8051F901 Block Diagram .....	19
Figure 1.5. Port I/O Functional Block Diagram .....	21
Figure 1.6. PCA Block Diagram.....	22
Figure 1.7. ADC0 Functional Block Diagram.....	23
Figure 1.8. ADC0 Multiplexer Block Diagram .....	24
Figure 1.9. Comparator 0 Functional Block Diagram .....	25
Figure 1.10. Comparator 1 Functional Block Diagram .....	25
Figure 3.1. QFN-24 Pinout Diagram (Top View) .....	30
Figure 3.2. QSOP-24 Pinout Diagram F912 (Top View) .....	31
Figure 3.3. QFN-24 Package Drawing .....	32
Figure 3.4. Typical QFN-24 Landing Diagram.....	33
Figure 3.5. QSOP-24 Package Diagram .....	34
Figure 3.6. QSOP-24 Landing Diagram .....	35
Figure 4.1. Active Mode Current (External CMOS Clock) .....	41
Figure 4.2. Idle Mode Current (External CMOS Clock) .....	42
Figure 4.3. Typical DC-DC Converter Efficiency (High Current, VDD/DC+ = 2 V) ...	43
Figure 4.4. Typical DC-DC Converter Efficiency (High Current, VDD/DC+ = 3 V) ...	44
Figure 4.5. Typical DC-DC Converter Efficiency (Low Current, VDD/DC+ = 2 V)....	45
Figure 4.6. Typical One-Cell Suspend Mode Current.....	46
Figure 4.7. Typical VOH Curves, 1.8–3.6 V .....	48
Figure 4.8. Typical VOH Curves, 0.9–1.8 V .....	49
Figure 4.9. Typical VOL Curves, 1.8–3.6 V .....	50
Figure 4.10. Typical VOL Curves, 0.9–1.8 V .....	51
Figure 5.1. ADC0 Functional Block Diagram.....	61
Figure 5.2. 10-Bit ADC Track and Conversion Example Timing (BURSTEN = 0)....	64
Figure 5.3. Burst Mode Tracking Example with Repeat Count Set to 4 .....	65
Figure 5.4. ADC0 Equivalent Input Circuits .....	66
Figure 5.5. ADC Window Compare Example: Right-Justified Single-Ended Data ...	77
Figure 5.6. ADC Window Compare Example: Left-Justified Single-Ended Data.....	77
Figure 5.7. ADC0 Multiplexer Block Diagram .....	78
Figure 5.8. Temperature Sensor Transfer Function .....	80
Figure 5.9. Temperature Sensor Error with 1-Point Calibration ( $V_{REF} = 1.68\text{ V}$ ) .....	81
Figure 5.10. Voltage Reference Functional Block Diagram.....	83
Figure 7.1. Comparator 0 Functional Block Diagram .....	88
Figure 7.2. Comparator 1 Functional Block Diagram .....	89
Figure 7.3. Comparator Hysteresis Plot .....	90
Figure 7.4. CPn Multiplexer Block Diagram.....	95
Figure 8.1. CIP-51 Block Diagram.....	98
Figure 9.1. C8051F91x-C8051F90x Memory Map .....	107
Figure 9.2. Flash Program Memory Map.....	108

# C8051F91x-C8051F90x

---

Figure 13.1. Flash Program Memory Map (16 kB and 8 kB devices).....	134
Figure 14.1. C8051F91x-C8051F90x Power Distribution.....	144
Figure 15.1. CRC0 Block Diagram .....	152
Figure 15.2. Bit Reverse Register .....	159
Figure 16.1. DC-DC Converter Block Diagram.....	160
Figure 16.2. DC-DC Converter Configuration Options .....	163
Figure 18.1. Reset Sources.....	171
Figure 18.2. Power-Fail Reset Timing Diagram .....	172
Figure 18.3. Power-Fail Reset Timing Diagram .....	173
Figure 19.1. Clocking Sources Block Diagram.....	179
Figure 19.2. 25 MHz External Crystal Example.....	181
Figure 20.1. SmaRTClock Block Diagram.....	188
Figure 20.2. Interpreting Oscillation Robustness (Duty Cycle) Test Results.....	197
Figure 21.1. Port I/O Functional Block Diagram.....	205
Figure 21.2. Port I/O Cell Block Diagram .....	206
Figure 21.3. Crossbar Priority Decoder with No Pins Skipped .....	210
Figure 21.4. Crossbar Priority Decoder with Crystal Pins Skipped .....	211
Figure 22.1. SMBus Block Diagram .....	225
Figure 22.2. Typical SMBus Configuration .....	226
Figure 22.3. SMBus Transaction.....	227
Figure 22.4. Typical SMBus SCL Generation.....	230
Figure 22.5. Typical Master Write Sequence .....	239
Figure 22.6. Typical Master Read Sequence .....	240
Figure 22.7. Typical Slave Write Sequence .....	241
Figure 22.8. Typical Slave Read Sequence .....	242
Figure 23.1. UART0 Block Diagram .....	247
Figure 23.2. UART0 Baud Rate Logic.....	248
Figure 23.3. UART Interconnect Diagram .....	249
Figure 23.4. 8-Bit UART Timing Diagram.....	249
Figure 23.5. 9-Bit UART Timing Diagram.....	250
Figure 23.6. UART Multi-Processor Mode Interconnect Diagram .....	251
Figure 24.1. SPI Block Diagram .....	255
Figure 24.2. Multiple-Master Mode Connection Diagram.....	258
Figure 24.3. 3-Wire Single Master and 3-Wire Single Slave Mode Connection Diagram.....	258
Figure 24.4. 4-Wire Single Master Mode and 4-Wire Slave Mode Connection Diagram.....	258
Figure 24.5. Master Mode Data/Clock Timing.....	260
Figure 24.6. Slave Mode Data/Clock Timing (CKPHA = 0).....	261
Figure 24.7. Slave Mode Data/Clock Timing (CKPHA = 1).....	261
Figure 24.8. SPI Master Timing (CKPHA = 0).....	267
Figure 24.9. SPI Master Timing (CKPHA = 1).....	267
Figure 24.10. SPI Slave Timing (CKPHA = 0).....	268
Figure 24.11. SPI Slave Timing (CKPHA = 1).....	268
Figure 25.1. T0 Mode 0 Block Diagram.....	273

---

---

Figure 25.2. T0 Mode 2 Block Diagram.....	274
Figure 25.3. T0 Mode 3 Block Diagram.....	275
Figure 25.4. Timer 2 16-Bit Mode Block Diagram .....	280
Figure 25.5. Timer 2 8-Bit Mode Block Diagram .....	281
Figure 25.6. Timer 2 Capture Mode Block Diagram .....	282
Figure 25.7. Timer 3 16-Bit Mode Block Diagram .....	286
Figure 25.8. Timer 3 8-Bit Mode Block Diagram. ....	287
Figure 25.9. Timer 3 Capture Mode Block Diagram .....	288
Figure 26.1. PCA Block Diagram.....	292
Figure 26.2. PCA Counter/Timer Block Diagram.....	294
Figure 26.3. PCA Interrupt Block Diagram .....	295
Figure 26.4. PCA Capture Mode Diagram.....	297
Figure 26.5. PCA Software Timer Mode Diagram .....	298
Figure 26.6. PCA High-Speed Output Mode Diagram.....	299
Figure 26.7. PCA Frequency Output Mode .....	300
Figure 26.8. PCA 8-Bit PWM Mode Diagram .....	301
Figure 26.9. PCA 9, 10 and 11-Bit PWM Mode Diagram .....	302
Figure 26.10. PCA 16-Bit PWM Mode.....	303
Figure 26.11. PCA Module 5 with Watchdog Timer Enabled .....	304
Figure 27.1. Typical C2 Pin Sharing.....	315

# C8051F91x-C8051F90x

## List of Tables

2. ....	26
Table 2.1. Product Selection Guide .....	26
Table 3.1. Pin Definitions for the C8051F91x-C8051F90x .....	27
Table 3.2. QFN-24 Package Dimensions .....	32
Table 3.3. PCB Land Pattern .....	33
Table 3.4. QSOP-24 Package Dimensions .....	34
Table 3.5. PCB Land Pattern .....	35
Table 4.1. Absolute Maximum Ratings .....	36
Table 4.2. Global Electrical Characteristics .....	37
Table 4.3. Port I/O DC Electrical Characteristics .....	47
Table 4.4. Reset Electrical Characteristics .....	52
Table 4.5. Power Management Electrical Specifications .....	53
Table 4.6. Flash Electrical Characteristics .....	53
Table 4.7. Internal Precision Oscillator Electrical Characteristics .....	53
Table 4.8. Internal Low-Power Oscillator Electrical Characteristics .....	53
Table 4.9. SmarTClock Characteristics .....	54
Table 4.10. ADC0 Electrical Characteristics .....	54
Table 4.11. Temperature Sensor Electrical Characteristics .....	55
Table 4.12. Voltage Reference Electrical Characteristics .....	56
Table 4.13. IREF0 Electrical Characteristics .....	57
Table 4.14. Comparator Electrical Characteristics .....	58
Table 4.15. VREG0 Electrical Characteristics .....	59
Table 4.16. DC-DC Converter (DC0) Electrical Characteristics .....	60
Table 5.1. Representative Conversion Times and Energy Consumption for the SAR ADC with 1.65 V High-Speed VREF .....	68
Table 8.1. CIP-51 Instruction Set Summary .....	100
Table 11.1. Special Function Register (SFR) Memory Map (Page 0x0) .....	113
Table 11.2. Special Function Register (SFR) Memory Map (Page 0xF) .....	114
Table 11.3. Special Function Registers .....	115
Table 12.1. Interrupt Summary .....	122
Table 13.1. Flash Security Summary .....	135
Table 14.1. Power Modes .....	143
Table 15.1. Example 16-bit CRC Outputs .....	153
Table 16.1. IPeak Inductor Current Limit Settings .....	161
Table 19.1. Recommended XFCN Settings for Crystal Mode .....	181
Table 19.2. Recommended XFCN Settings for RC and C modes .....	182
Table 20.1. SmarTClock Internal Registers .....	189
Table 20.2. SmarTClock Load Capacitance Settings .....	196
Table 20.3. SmarTClock Bias Settings .....	198
Table 21.1. Port I/O Assignment for Analog Functions .....	207
Table 21.2. Port I/O Assignment for Digital Functions .....	208
Table 21.3. Port I/O Assignment for External Digital Event Capture Functions ..	208
Table 22.1. SMBus Clock Source Selection .....	230

# C8051F91x-C8051F90x

---

Table 22.2. Minimum SDA Setup and Hold Times . . . . .	231
Table 22.3. Sources for Hardware Changes to SMB0CN . . . . .	235
Table 22.4. Hardware Address Recognition Examples (EHACK = 1) . . . . .	236
Table 22.5. SMBus Status Decoding With Hardware ACK Generation Disabled (EHACK = 0) . . . . .	243
Table 22.6. SMBus Status Decoding With Hardware ACK Generation Enabled (EHACK = 1) . . . . .	245
Table 23.1. Timer Settings for Standard Baud Rates Using The Internal 24.5 MHz Oscillator . . . . .	254
Table 23.2. Timer Settings for Standard Baud Rates Using an External 22.1184 MHz Oscillator . . . . .	254
Table 24.1. SPI Slave Timing Parameters . . . . .	269
Table 25.1. Timer 0 Running Modes . . . . .	272
Table 26.1. PCA Timebase Input Options . . . . .	293
Table 26.2. PCA0CPM and PCA0PWM Bit Settings for PCA Capture/Compare Modules . . . . .	296
Table 26.3. Watchdog Timer Timeout Intervals . . . . .	305

# C8051F91x-C8051F90x

## List of Registers

SFR Definition 5.1. ADC0CN: ADC0 Control	69
SFR Definition 5.2. ADC0CF: ADC0 Configuration	70
SFR Definition 5.3. ADC0AC: ADC0 Accumulator Configuration	71
SFR Definition 5.4. ADC0PWR: ADC0 Burst Mode Power-Up Time	72
SFR Definition 5.5. ADC0TK: ADC0 Burst Mode Track Time	73
SFR Definition 5.6. ADC0H: ADC0 Data Word High Byte	74
SFR Definition 5.7. ADC0L: ADC0 Data Word Low Byte	74
SFR Definition 5.8. ADC0GTH: ADC0 Greater-Than High Byte	75
SFR Definition 5.9. ADC0GTL: ADC0 Greater-Than Low Byte	75
SFR Definition 5.10. ADC0LTH: ADC0 Less-Than High Byte	76
SFR Definition 5.11. ADC0LTL: ADC0 Less-Than Low Byte	76
SFR Definition 5.12. ADC0MX: ADC0 Input Channel Select	79
SFR Definition 5.13. TOFFH: ADC0 Data Word High Byte	82
SFR Definition 5.14. TOFFL: ADC0 Data Word Low Byte	82
SFR Definition 5.15. REF0CN: Voltage Reference Control	85
SFR Definition 6.1. IREF0CN: Current Reference Control	86
SFR Definition 6.2. IREF0CF: Current Reference Configuration	87
SFR Definition 7.1. CPT0CN: Comparator 0 Control	91
SFR Definition 7.2. CPT0MD: Comparator 0 Mode Selection	92
SFR Definition 7.3. CPT1CN: Comparator 1 Control	93
SFR Definition 7.4. CPT1MD: Comparator 1 Mode Selection	94
SFR Definition 7.5. CPT0MX: Comparator0 Input Channel Select	96
SFR Definition 7.6. CPT1MX: Comparator1 Input Channel Select	97
SFR Definition 8.1. DPL: Data Pointer Low Byte	104
SFR Definition 8.2. DPH: Data Pointer High Byte	104
SFR Definition 8.3. SP: Stack Pointer	105
SFR Definition 8.4. ACC: Accumulator	105
SFR Definition 8.5. B: B Register	105
SFR Definition 8.6. PSW: Program Status Word	106
SFR Definition 10.1. EMI0CN: External Memory Interface Control	112
SFR Definition 11.1. SFR Page: SFR Page	115
SFR Definition 12.1. IE: Interrupt Enable	124
SFR Definition 12.2. IP: Interrupt Priority	125
SFR Definition 12.3. EIE1: Extended Interrupt Enable 1	126
SFR Definition 12.4. EIP1: Extended Interrupt Priority 1	127
SFR Definition 12.5. EIE2: Extended Interrupt Enable 2	128
SFR Definition 12.6. EIP2: <u>Extended</u> Interrupt Priority 2	129
SFR Definition 12.7. IT01CF: INT0/INT1 Configuration	131
SFR Definition 13.1. PSCTL: Program Store R/W Control	140
SFR Definition 13.2. FLKEY: Flash Lock and Key	141
SFR Definition 13.3. FLSCL: Flash Scale	142
SFR Definition 13.4. FLWR: Flash Write Only	142
SFR Definition 14.1. PMU0CF: Power Management Unit Configuration <sup>1,2</sup>	149

# C8051F91x-C8051F90x

---

SFR Definition 14.2. PMU0MD: Power Management Unit Mode	150
SFR Definition 14.3. PCON: Power Management Control Register	151
SFR Definition 15.1. CRC0CN: CRC0 Control	155
SFR Definition 15.2. CRC0IN: CRC0 Data Input	156
SFR Definition 15.3. CRC0DAT: CRC0 Data Output	156
SFR Definition 15.4. CRC0AUTO: CRC0 Automatic Control	157
SFR Definition 15.5. CRC0CNT: CRC0 Automatic Flash Sector Count	158
SFR Definition 15.6. CRC0FLIP: CRC0 Bit Flip	159
SFR Definition 16.1. DC0CN: DC-DC Converter Control	167
SFR Definition 16.2. DC0CF: DC-DC Converter Configuration	168
SFR Definition 16.3. DC0MD: DC-DC Mode	169
SFR Definition 17.1. REG0CN: Voltage Regulator Control	170
SFR Definition 18.1. VDM0CN: VDD/DC+ Supply Monitor Control	175
SFR Definition 18.2. RSTSRC: Reset Source	178
SFR Definition 19.1. CLKSEL: Clock Select	185
SFR Definition 19.2. OSCICN: Internal Oscillator Control	186
SFR Definition 19.3. OSCICL: Internal Oscillator Calibration	186
SFR Definition 19.4. OSCXCN: External Oscillator Control	187
SFR Definition 20.1. RTC0KEY: SmarTclock Lock and Key	192
SFR Definition 20.2. RTC0ADR: SmarTclock Address	193
SFR Definition 20.3. RTC0DAT: SmarTclock Data	193
Internal Register Definition 20.4. RTC0CN: SmarTclock Control	201
Internal Register Definition 20.5. RTC0XCN: SmarTclock Oscillator Control	202
Internal Register Definition 20.6. RTC0XCF: SmarTclock Oscillator Configuration	203
Internal Register Definition 20.7. RTC0PIN: SmarTclock Pin Configuration	203
Internal Register Definition 20.8. CAPTUREn: SmarTclock Timer Capture	204
Internal Register Definition 20.9. ALARMn: SmarTclock Alarm Programmed Value	204
SFR Definition 21.1. XBR0: Port I/O Crossbar Register 0	212
SFR Definition 21.2. XBR1: Port I/O Crossbar Register 1	213
SFR Definition 21.3. XBR2: Port I/O Crossbar Register 2	214
SFR Definition 21.4. P0MASK: Port0 Mask Register	215
SFR Definition 21.5. P0MAT: Port0 Match Register	215
SFR Definition 21.6. P1MASK: Port1 Mask Register	216
SFR Definition 21.7. P1MAT: Port1 Match Register	216
SFR Definition 21.8. P0: Port0	218
SFR Definition 21.9. P0SKIP: Port0 Skip	218
SFR Definition 21.10. P0MDIN: Port0 Input Mode	219
SFR Definition 21.11. P0MDOUT: Port0 Output Mode	219
SFR Definition 21.12. P0DRV: Port0 Drive Strength	220
SFR Definition 21.13. P1: Port1	221
SFR Definition 21.14. P1SKIP: Port1 Skip	221
SFR Definition 21.15. P1MDIN: Port1 Input Mode	222
SFR Definition 21.16. P1MDOUT: Port1 Output Mode	222
SFR Definition 21.17. P1DRV: Port1 Drive Strength	223
SFR Definition 21.18. P2: Port2	223



# C8051F91x-C8051F90x

---

SFR Definition 21.19. P2MDOUT: Port2 Output Mode	224
SFR Definition 21.20. P2DRV: Port2 Drive Strength	224
SFR Definition 22.1. SMB0CF: SMBus Clock/Configuration	232
SFR Definition 22.2. SMB0CN: SMBus Control	234
SFR Definition 22.3. SMB0ADR: SMBus Slave Address	237
SFR Definition 22.4. SMB0ADM: SMBus Slave Address Mask	237
SFR Definition 22.5. SMB0DAT: SMBus Data	238
SFR Definition 23.1. SCON0: Serial Port 0 Control	252
SFR Definition 23.2. SBUF0: Serial (UART0) Port Data Buffer	253
SFR Definition 24.1. SPInCFG: SPI Configuration	263
SFR Definition 24.2. SPInCN: SPI Control	264
SFR Definition 24.3. SPInCKR: SPI Clock Rate	265
SFR Definition 24.4. SPInDAT: SPI Data	266
SFR Definition 25.1. CKCON: Clock Control	271
SFR Definition 25.2. TCON: Timer Control	276
SFR Definition 25.3. TMOD: Timer Mode	277
SFR Definition 25.4. TL0: Timer 0 Low Byte	278
SFR Definition 25.5. TL1: Timer 1 Low Byte	278
SFR Definition 25.6. TH0: Timer 0 High Byte	279
SFR Definition 25.7. TH1: Timer 1 High Byte	279
SFR Definition 25.8. TMR2CN: Timer 2 Control	283
SFR Definition 25.9. TMR2RLL: Timer 2 Reload Register Low Byte	284
SFR Definition 25.10. TMR2RLH: Timer 2 Reload Register High Byte	284
SFR Definition 25.11. TMR2L: Timer 2 Low Byte	285
SFR Definition 25.12. TMR2H: Timer 2 High Byte	285
SFR Definition 25.13. TMR3CN: Timer 3 Control	289
SFR Definition 25.14. TMR3RLL: Timer 3 Reload Register Low Byte	290
SFR Definition 25.15. TMR3RLH: Timer 3 Reload Register High Byte	290
SFR Definition 25.16. TMR3L: Timer 3 Low Byte	291
SFR Definition 25.17. TMR3H: Timer 3 High Byte	291
SFR Definition 26.1. PCA0CN: PCA Control	306
SFR Definition 26.2. PCA0MD: PCA Mode	307
SFR Definition 26.3. PCA0PWM: PCA PWM Configuration	308
SFR Definition 26.4. PCA0CPMn: PCA Capture/Compare Mode	309
SFR Definition 26.5. PCA0L: PCA Counter/Timer Low Byte	310
SFR Definition 26.6. PCA0H: PCA Counter/Timer High Byte	310
SFR Definition 26.7. PCA0CPLn: PCA Capture Module Low Byte	311
SFR Definition 26.8. PCA0CPHn: PCA Capture Module High Byte	311
C2 Register Definition 27.1. C2ADD: C2 Address	312
C2 Register Definition 27.2. DEVICEID: C2 Device ID	313
C2 Register Definition 27.3. REVID: C2 Revision ID	313
C2 Register Definition 27.4. FPCTL: C2 Flash Programming Control	314
C2 Register Definition 27.5. FPDAT: C2 Flash Programming Data	314

## 1. System Overview

C8051F91x-C8051F90x devices are fully integrated mixed-signal System-on-a-Chip MCUs. Highlighted features are listed below. Refer to Table 2.1 for specific product feature selection and part ordering numbers.

- Single/Dual Battery operation with on-chip dc-dc boost converter.
- High-speed pipelined 8051-compatible microcontroller core (up to 25 MIPS)
- In-system, full-speed, non-intrusive debug interface (on-chip)
- 10-bit 300 ksp/s or 12-bit 75 ksp/s single-ended ADC with analog multiplexer
- 6-Bit Programmable Current Reference. Resolution can be increased with PWM.
- Precision programmable 24.5 MHz internal oscillator with spread spectrum technology.
- 16 kB or 8 kB of on-chip Flash memory
- 768 bytes of on-chip RAM
- SMBus/I<sup>2</sup>C, Enhanced UART, and two Enhanced SPI serial interfaces implemented in hardware
- Four general-purpose 16-bit timers
- Programmable Counter/Timer Array (PCA) with six capture/compare modules and Watchdog Timer function
- On-chip Power-On Reset, V<sub>DD</sub> Monitor, and Temperature Sensor
- Two On-chip Voltage Comparators with 15 Capacitive Touch Sense inputs.
- 16 Port I/O (5 V tolerant)

With on-chip Power-On Reset, V<sub>DD</sub> monitor, Watchdog Timer, and clock oscillator, the C8051F91x-C8051F90x devices are truly stand-alone System-on-a-Chip solutions. The Flash memory can be reprogrammed even in-circuit, providing non-volatile data storage, and also allowing field upgrades of the 8051 firmware. User software has complete control of all peripherals, and may individually shut down any or all peripherals for power savings.

The on-chip Silicon Labs 2-Wire (C2) Development Interface allows non-intrusive (uses no on-chip resources), full speed, in-circuit debugging using the production MCU installed in the final application. This debug logic supports inspection and modification of memory and registers, setting breakpoints, single stepping, run and halt commands. All analog and digital peripherals are fully functional while debugging using C2. The two C2 interface pins can be shared with user functions, allowing in-system debugging without occupying package pins.

Each device is specified for 0.9 to 1.8 V, 0.9 to 3.6 V or 1.8 to 3.6 V operation over the industrial temperature range (–40 to +85 °C). The Port I/O and RST pins are tolerant of input signals up to 5 V. The C8051F91x-C8051F90x devices are available in 24-pin QFN or QSOP packages. Both package options are lead-free and RoHS compliant. See Table 2.1 for ordering information. Block diagrams are included in Figure 1.1 through Figure 1.4.

# C8051F91x-C8051F90x




Figure 1.1. C8051F912 Block Diagram




Figure 1.2. C8051F911 Block Diagram

# C8051F91x-C8051F90x




Figure 1.3. C8051F902 Block Diagram




Figure 1.4. C8051F901 Block Diagram

# C8051F91x-C8051F90x

## 1.1. CIP-51™ Microcontroller Core

### 1.1.1. Fully 8051 Compatible

The C8051F91x-C8051F90x family utilizes Silicon Labs' proprietary CIP-51 microcontroller core. The CIP-51 is fully compatible with the MCS-51™ instruction set; standard 803x/805x assemblers and compilers can be used to develop software. The CIP-51 core offers all the peripherals included with a standard 8052.

### 1.1.2. Improved Throughput

The CIP-51 employs a pipelined architecture that greatly increases its instruction throughput over the standard 8051 architecture. In a standard 8051, all instructions except for MUL and DIV take 12 or 24 system clock cycles to execute with a maximum system clock of 12-to-24 MHz. By contrast, the CIP-51 core executes 70% of its instructions in one or two system clock cycles, with only four instructions taking more than four system clock cycles.

The CIP-51 has a total of 109 instructions. The table below shows the total number of instructions that require each execution time.

Clocks to Execute	1	2	2/3	3	3/4	4	4/5	5	8
Number of Instructions	26	50	5	14	7	3	1	2	1

With the CIP-51's maximum system clock at 25 MHz, it has a peak throughput of 25 MIPS.

### 1.1.3. Additional Features

The C8051F91x-C8051F90x SoC family includes several key enhancements to the CIP-51 core and peripherals to improve performance and ease of use in end applications.

The extended interrupt handler provides multiple interrupt sources into the CIP-51 allowing numerous analog and digital peripherals to interrupt the controller. An interrupt driven system requires less intervention by the MCU, giving it more effective throughput. The extra interrupt sources are very useful when building multi-tasking, real-time systems.

Eight reset sources are available: power-on reset circuitry (POR), an on-chip  $V_{DD}$  monitor (forces reset when power supply voltage drops below safe levels), a Watchdog Timer, a Missing Clock Detector, SmaRTClock oscillator fail or alarm, a voltage level detection from Comparator0, a forced software reset, an external reset pin, and an illegal Flash access protection circuit. Each reset source except for the POR, Reset Input Pin, or Flash error may be disabled by the user in software. The WDT may be permanently disabled in software after a power-on reset during MCU initialization.


The internal oscillator factory calibrated to 24.5 MHz and is accurate to  $\pm 2\%$  over the full temperature and supply range. The internal oscillator period can also be adjusted by user firmware. An additional 20 MHz low power oscillator is also available which facilitates low-power operation. An external oscillator drive circuit is included, allowing an external crystal, ceramic resonator, capacitor, RC, or CMOS clock source to generate the system clock. If desired, the system clock source may be switched on-the-fly between both internal and external oscillator circuits. An external oscillator can also be extremely useful in low power applications, allowing the MCU to run from a slow (power saving) source, while periodically switching to the fast (up to 25 MHz) internal oscillator as needed.

## 1.2. Port Input/Output

Digital and analog resources are available through 16 I/O pins. Port pins are organized as three byte-wide ports. Port pins P0.0–P1.6 can be defined as digital or analog I/O. Digital I/O pins can be assigned to one of the internal digital resources or used as general purpose I/O (GPIO). Analog I/O pins are used by the internal analog resources. P2.7 can be used as GPIO and is shared with the C2 Interface Data signal (C2D). See Section “27. C2 Interface” on page 312 for more details.

The designer has complete control over which digital and analog functions are assigned to individual Port pins, limited only by the number of physical I/O pins. This resource assignment flexibility is achieved through the use of a Priority Crossbar Decoder. See Section “21.3. Priority Crossbar Decoder” on page 209 for more information on the Crossbar.

All Port I/Os are 5 V tolerant when used as digital inputs or open-drain outputs. For Port I/Os configured as push-pull outputs, current is sourced from the VDD/DC+ supply. Port I/Os used for analog functions can operate up to the VDD/DC+ supply voltage. See Section “21.1. Port I/O Modes of Operation” on page 206 for more information on Port I/O operating modes and the electrical specifications chapter for detailed electrical specifications.



**Figure 1.5. Port I/O Functional Block Diagram**

# C8051F91x-C8051F90x

## 1.3. Serial Ports

The C8051F91x-C8051F90x Family includes an SMBus/I<sup>2</sup>C interface, a full-duplex UART with enhanced baud rate configuration, and two Enhanced SPI interfaces. Each of the serial buses is fully implemented in hardware and makes extensive use of the CIP-51's interrupts, thus requiring very little CPU intervention.

## 1.4. Programmable Counter Array

An on-chip Programmable Counter/Timer Array (PCA) is included in addition to the four 16-bit general purpose counter/timers. The PCA consists of a dedicated 16-bit counter/timer time base with six programmable capture/compare modules. The PCA clock is derived from one of six sources: the system clock divided by 12, the system clock divided by 4, Timer 0 overflows, an External Clock Input (ECI), the system clock, or the external oscillator clock source divided by 8. 'F912 and 'F902 devices also support a SmaRTClock divided by 8 clock source.

Each capture/compare module can be configured to operate in a variety of modes: edge-triggered capture, software timer, high-speed output, pulse width modulator (8, 9, 10, 11, or 16-bit), or frequency output. Additionally, Capture/Compare Module 5 offers watchdog timer (WDT) capabilities. Following a system reset, Module 5 is configured and enabled in WDT mode. The PCA Capture/Compare Module I/O and External Clock Input may be routed to Port I/O via the Digital Crossbar.




Figure 1.6. PCA Block Diagram

## 1.5. SAR ADC with 16-bit Auto-Averaging Accumulator and Autonomous Low Power Burst Mode

C8051F91x-C8051F90x devices have a 300 kbps, 10-bit or 75 kbps 12-bit successive-approximation-register (SAR) ADC with integrated track-and-hold and programmable window detector. ADC0 also has an autonomous low power Burst Mode which can automatically enable ADC0, capture and accumulate samples, then place ADC0 in a low power shutdown mode without CPU intervention. It also has a 16-bit accumulator that can automatically average the ADC results, providing an effective 11, 12, or 13 bit ADC result without any additional CPU intervention.

The ADC can sample the voltage at any of the GPIO pins (with the exception of P2.7) and has an on-chip attenuator that allows it to measure voltages up to twice the voltage reference. Additional ADC inputs include an on-chip temperature sensor, the VDD/DC+ supply voltage, the VBAT supply voltage, and the internal digital supply voltage.





Figure 1.7. ADC0 Functional Block Diagram





**Figure 1.8. ADC0 Multiplexer Block Diagram**

## 1.6. Programmable Current Reference (IREF0)


C8051F91x-C8051F90x devices include an on-chip programmable current reference (source or sink) with two output current settings: low power mode and high current mode. The maximum current output in low power mode is 63  $\mu\text{A}$  (1  $\mu\text{A}$  steps) and the maximum current output in high current mode is 504  $\mu\text{A}$  (8  $\mu\text{A}$  steps).

## 1.7. Comparators


C8051F91x-C8051F90x devices include two on-chip programmable voltage comparators: Comparator 0 (CPT0) which is shown in Figure 1.9; Comparator 1 (CPT1) which is shown in Figure 1.10. The two comparators operate identically but may differ in their ability to be used as reset or wake-up sources. See Section “18. Reset Sources” on page 171 and the Section “14. Power Management” on page 143 for details on reset sources and low power mode wake-up sources, respectively.

The Comparator offers programmable response time and hysteresis, an analog input multiplexer, and two outputs that are optionally available at the Port pins: a synchronous “latched” output (CP0, CP1), or an asynchronous “raw” output (CP0A, CP1A). The asynchronous CP0A signal is available even when the system clock is not active. This allows the Comparator to operate and generate an output when the device is in some low power modes.

The comparator inputs may be connected to Port I/O pins or to other internal signals. Port pins may also be used to directly sense capacitive touch switches.



**Figure 1.9. Comparator 0 Functional Block Diagram**



**Figure 1.10. Comparator 1 Functional Block Diagram**