



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



### Analog Peripherals

- **10-Bit ADC** (\*T610/1/2/3/6 only)
  - Up to 500 ksps
  - Up to 21, 17, or 13 external inputs
  - VREF from external pin, Internal Regulator or V<sub>DD</sub>
  - Internal or external start of conversion source
  - Built-in temperature sensor
- **Comparators**
  - Programmable hysteresis and response time
  - Configurable as interrupt sources
  - Configurable as reset source (Comparator 0)
  - Low current (<0.5 μA)

### On-Chip Debug

- C8051F310 can be used as code development platform; Complete development kit available
- On-chip debug circuitry facilitates full speed, non-intrusive in-system debug
- Provides breakpoints, single stepping, inspect/modify memory and registers

### Supply Voltage 1.8 to 3.6 V

- On-chip LDO for internal core supply
- Built-in voltage supply monitor

### Memory

- 1280 Bytes internal data RAM (256 + 1024)
- 16 or 8 kB byte-programmable EPROM code memory

**Temperature Range: -40 to +85 °C**

### High-Speed 8051 μC Core

- Pipelined instruction architecture; executes 70% of instructions in 1 or 2 system clocks
- Up to 25 MIPS throughput with 25 MHz clock
- Expanded interrupt handler

### Digital Peripherals


- 29/25/21 Port I/O with high sink current capability
- Hardware enhanced UART, SMBus™, and enhanced SPI™ serial ports
- Four general purpose 16-bit counter/timers
- 16-Bit programmable counter array (PCA) with five capture/compare modules and PWM functionality

### Clock Sources

- Internal oscillator: 24.5 MHz with ±2% accuracy supports crystal-less UART operation
- External oscillator: RC, C, or CMOS Clock
- Can switch between clock sources on-the-fly; useful in power saving modes

### Packages

- 32-pin LQFP (C8051T610/2/4)
- 28-pin QFN (C8051T611/3/5)
- 24-pin QFN (C8051T616/7)



# C8051T610/1/2/3/4/5/6/7

---

---

## Table of Contents

<b>1. System Overview</b> .....	<b>15</b>
<b>2. Ordering Information</b> .....	<b>19</b>
<b>3. Pin Definitions</b> .....	<b>20</b>
<b>4. LQFP-32 Package Specifications</b> .....	<b>25</b>
<b>5. QFN-28 Package Specifications</b> .....	<b>27</b>
<b>6. QFN-24 Package Specifications</b> .....	<b>29</b>
<b>7. Electrical Characteristics</b> .....	<b>31</b>
7.1. Absolute Maximum Specifications.....	31
7.2. Electrical Characteristics .....	32
7.3. Typical Performance Curves .....	38
<b>8. 10-Bit ADC (ADC0, C8051T610/1/2/3/6 only)</b> .....	<b>39</b>
8.1. Output Code Formatting .....	40
8.2. 8-Bit Mode .....	40
8.3. Modes of Operation .....	40
8.3.1. Starting a Conversion.....	40
8.3.2. Tracking Modes.....	41
8.3.3. Settling Time Requirements.....	42
8.4. Programmable Window Detector.....	46
8.4.1. Window Detector Example.....	48
8.5. ADC0 Analog Multiplexer (C8051T610/1/2/3/6 only).....	49
<b>9. Temperature Sensor (C8051T610/1/2/3/6 only)</b> .....	<b>51</b>
9.1. Calibration .....	51
<b>10. Voltage Reference Options</b> .....	<b>54</b>
<b>11. Voltage Regulator (REG0)</b> .....	<b>56</b>
<b>12. Comparator0 and Comparator1</b> .....	<b>58</b>
12.1. Comparator Multiplexers .....	65
<b>13. CIP-51 Microcontroller</b> .....	<b>68</b>
13.1. Instruction Set.....	69
13.1.1. Instruction and CPU Timing .....	69
13.2. CIP-51 Register Descriptions .....	74
<b>14. Memory Organization</b> .....	<b>77</b>
14.1. Program Memory.....	78
14.2. Data Memory .....	78
14.2.1. Internal RAM .....	78
14.2.1.1. General Purpose Registers .....	79
14.2.1.2. Bit Addressable Locations .....	79
14.2.1.3. Stack .....	79
14.2.2. External RAM .....	79
<b>15. Special Function Registers</b> .....	<b>81</b>
<b>16. Interrupts</b> .....	<b>85</b>
16.1. MCU Interrupt Sources and Vectors.....	86
16.1.1. Interrupt Priorities.....	86
16.1.2. Interrupt Latency .....	86



# C8051T610/1/2/3/4/5/6/7

---

16.2. Interrupt Register Descriptions .....	87
16.3. External Interrupts INT0 and INT1 .....	92
<b>17. EPROM Memory .....</b>	<b>94</b>
17.1. Programming and Reading the EPROM Memory .....	94
17.1.1. EPROM Write Procedure .....	94
17.1.2. EPROM Read Procedure .....	95
17.2. Security Options .....	95
17.3. Program Memory CRC .....	96
17.3.1. Performing 32-bit CRCs on Full EPROM Content .....	96
17.3.2. Performing 16-bit CRCs on 256-Byte EPROM Blocks .....	96
<b>18. Power Management Modes .....</b>	<b>97</b>
18.1. Idle Mode .....	97
18.2. Stop Mode .....	98
<b>19. Reset Sources .....</b>	<b>100</b>
19.1. Power-On Reset .....	101
19.2. Power-Fail Reset/VDD Monitor .....	102
19.3. External Reset .....	103
19.4. Missing Clock Detector Reset .....	103
19.5. Comparator0 Reset .....	104
19.6. PCA Watchdog Timer Reset .....	104
19.7. EPROM Error Reset .....	104
19.8. Software Reset .....	104
<b>20. Oscillators and Clock Selection .....</b>	<b>106</b>
20.1. System Clock Selection .....	106
20.2. Programmable Internal High-Frequency (H-F) Oscillator .....	108
20.3. External Oscillator Drive Circuit .....	110
20.3.1. External RC Example .....	112
20.3.2. External Capacitor Example .....	112
<b>21. Port Input/Output .....</b>	<b>113</b>
21.1. Port I/O Modes of Operation .....	114
21.1.1. Port Pins Configured for Analog I/O .....	114
21.1.2. Port Pins Configured For Digital I/O .....	114
21.1.3. Interfacing Port I/O to 5V Logic .....	115
21.2. Assigning Port I/O Pins to Analog and Digital Functions .....	116
21.2.1. Assigning Port I/O Pins to Analog Functions .....	116
21.2.2. Assigning Port I/O Pins to <u>Digital Functions</u> .....	116
21.2.3. Assigning Port I/O Pins to INT0 or INT1 external interrupts .....	117
21.3. Priority Crossbar Decoder .....	117
21.4. Port I/O Initialization .....	121
21.5. Special Function Registers for Accessing and Configuring Port I/O .....	124
<b>22. SMBus .....</b>	<b>132</b>
22.1. Supporting Documents .....	133
22.2. SMBus Configuration .....	133
22.3. SMBus Operation .....	133
22.3.1. Transmitter Vs. Receiver .....	134

---

---

22.3.2. Arbitration.....	134
22.3.3. Clock Low Extension.....	134
22.3.4. SCL Low Timeout.....	134
22.3.5. SCL High (SMBus Free) Timeout .....	135
22.4. Using the SMBus.....	135
22.4.1. SMBus Configuration Register.....	135
22.4.2. SMB0CN Control Register .....	139
22.4.3. Data Register .....	142
22.5. SMBus Transfer Modes.....	143
22.5.1. Write Sequence (Master) .....	143
22.5.2. Read Sequence (Master).....	144
22.5.3. Write Sequence (Slave) .....	145
22.5.4. Read Sequence (Slave).....	146
22.6. SMBus Status Decoding.....	146
<b>23. UART0.....</b>	<b>149</b>
23.1. Enhanced Baud Rate Generation.....	150
23.2. Operational Modes .....	151
23.2.1. 8-Bit UART .....	151
23.2.2. 9-Bit UART .....	152
23.3. Multiprocessor Communications .....	153
<b>24. Enhanced Serial Peripheral Interface (SPI0) .....</b>	<b>157</b>
24.1. Signal Descriptions.....	158
24.1.1. Master Out, Slave In (MOSI).....	158
24.1.2. Master In, Slave Out (MISO).....	158
24.1.3. Serial Clock (SCK) .....	158
24.1.4. Slave Select (NSS) .....	158
24.2. SPI0 Master Mode Operation.....	159
24.3. SPI0 Slave Mode Operation.....	160
24.4. SPI0 Interrupt Sources .....	161
24.5. Serial Clock Phase and Polarity .....	161
24.6. SPI Special Function Registers .....	163
<b>25. Timers .....</b>	<b>170</b>
25.1. Timer 0 and Timer 1 .....	172
25.1.1. Mode 0: 13-bit Counter/Timer .....	172
25.1.2. Mode 1: 16-bit Counter/Timer .....	173
25.1.3. Mode 2: 8-bit Counter/Timer with Auto-Reload.....	174
25.1.4. Mode 3: Two 8-bit Counter/Timers (Timer 0 Only).....	175
25.2. Timer 2 .....	180
25.2.1. 16-bit Timer with Auto-Reload.....	180
25.2.2. 8-bit Timers with Auto-Reload.....	181
25.3. Timer 3 .....	185
25.3.1. 16-bit Timer with Auto-Reload.....	185
25.3.2. 8-bit Timers with Auto-Reload.....	186
<b>26. Programmable Counter Array.....</b>	<b>190</b>
26.1. PCA Counter/Timer .....	191

---

# C8051T610/1/2/3/4/5/6/7

---

26.2. PCA0 Interrupt Sources.....	192
26.3. Capture/Compare Modules .....	193
26.3.1. Edge-triggered Capture Mode.....	194
26.3.2. Software Timer (Compare) Mode.....	195
26.3.3. High-Speed Output Mode .....	196
26.3.4. Frequency Output Mode .....	197
26.3.5. 8-bit Pulse Width Modulator Mode .....	198
26.3.6. 16-Bit Pulse Width Modulator Mode.....	199
26.4. Watchdog Timer Mode .....	200
26.4.1. Watchdog Timer Operation .....	200
26.4.2. Watchdog Timer Usage .....	201
26.5. Register Descriptions for PCA0.....	203
<b>27. C2 Interface .....</b>	<b>208</b>
27.1. C2 Interface Registers.....	208
27.2. C2 Pin Sharing .....	215
<b>Document Change List.....</b>	<b>216</b>
<b>Contact Information.....</b>	<b>218</b>

---

## List of Figures

### 1. System Overview

Figure 1.1. C8051T610/2/4 Block Diagram (32-pin LQFP) .....	16
Figure 1.2. C8051T611/3/5 Block Diagram (28-pin QFN) .....	17
Figure 1.3. C8051T616/7 Block Diagram (24-pin QFN) .....	18

### 3. Pin Definitions

Figure 3.1. LQFP-32 Pinout Diagram (Top View) .....	22
Figure 3.2. QFN-28 Pinout Diagram (Top View) .....	23
Figure 3.3. QFN-24 Pinout Diagram (Top View) .....	24

### 4. LQFP-32 Package Specifications

Figure 4.1. LQFP-32 Package Drawing .....	25
Figure 4.2. LQFP-32 Recommended PCB Land Pattern .....	26

### 5. QFN-28 Package Specifications

Figure 5.1. QFN-28 Package Drawing .....	27
Figure 5.2. QFN-28 Recommended PCB Land Pattern .....	28

### 6. QFN-24 Package Specifications

Figure 6.1. QFN-24 Package Drawing .....	29
Figure 6.2. QFN-24 Recommended PCB Land Pattern .....	30

### 7. Electrical Characteristics

Figure 7.1. Normal Mode Digital Supply Current vs. Frequency (MPCE = 1) .....	38
Figure 7.2. Idle Mode Digital Supply Current vs. Frequency (MPCE = 1) .....	38

### 8. 10-Bit ADC (ADC0, C8051T610/1/2/3/6 only)

Figure 8.1. ADC0 Functional Block Diagram .....	39
Figure 8.2. 10-Bit ADC Track and Conversion Example Timing .....	41
Figure 8.3. ADC0 Equivalent Input Circuits .....	42
Figure 8.4. ADC Window Compare Example: Right-Justified Data .....	48
Figure 8.5. ADC Window Compare Example: Left-Justified Data .....	48
Figure 8.6. ADC0 Multiplexer Block Diagram .....	49

### 9. Temperature Sensor (C8051T610/1/2/3/6 only)

Figure 9.1. Temperature Sensor Transfer Function .....	51
Figure 9.2. Temperature Sensor Error with 1-Point Calibration at 0 Celsius .....	52

### 10. Voltage Reference Options

Figure 10.1. Voltage Reference Functional Block Diagram .....	54
---	----

### 12. Comparator0 and Comparator1

Figure 12.1. Comparator0 Functional Block Diagram .....	58
Figure 12.2. Comparator1 Functional Block Diagram .....	59
Figure 12.3. Comparator Hysteresis Plot .....	60
Figure 12.4. Comparator Input Multiplexer Block Diagram .....	65

### 13. CIP-51 Microcontroller

Figure 13.1. CIP-51 Block Diagram .....	68
---	----

### 14. Memory Organization

Figure 14.1. Memory Map .....	77
Figure 14.2. Program Memory Map .....	78



# C8051T610/1/2/3/4/5/6/7

---

## 19. Reset Sources

Figure 19.1. Reset Sources .....	100
Figure 19.2. Power-On and VDD Monitor Reset Timing .....	101

## 20. Oscillators and Clock Selection

Figure 20.1. Oscillator Options .....	106
---------------------------------------	-----

## 21. Port Input/Output

Figure 21.1. Port I/O Functional Block Diagram .....	113
Figure 21.2. Port I/O Cell Block Diagram .....	115
Figure 21.3. Priority Crossbar Decoder Potential Pin Assignments .....	118
Figure 21.4. Priority Crossbar Decoder Example 1 - No Skipped Pins .....	119
Figure 21.5. Priority Crossbar Decoder Example 2 - Skipping Pins .....	120

## 22. SMBus

Figure 22.1. SMBus Block Diagram .....	132
Figure 22.2. Typical SMBus Configuration .....	133
Figure 22.3. SMBus Transaction .....	134
Figure 22.4. Typical SMBus SCL Generation .....	136
Figure 22.5. Typical Master Write Sequence .....	143
Figure 22.6. Typical Master Read Sequence .....	144
Figure 22.7. Typical Slave Write Sequence .....	145
Figure 22.8. Typical Slave Read Sequence .....	146

## 23. UART0

Figure 23.1. UART0 Block Diagram .....	149
Figure 23.2. UART0 Baud Rate Logic .....	150
Figure 23.3. UART Interconnect Diagram .....	151
Figure 23.4. 8-Bit UART Timing Diagram .....	151
Figure 23.5. 9-Bit UART Timing Diagram .....	152
Figure 23.6. UART Multi-Processor Mode Interconnect Diagram .....	153

## 24. Enhanced Serial Peripheral Interface (SPI0)

Figure 24.1. SPI Block Diagram .....	157
Figure 24.2. Multiple-Master Mode Connection Diagram .....	159
Figure 24.3. 3-Wire Single Master and 3-Wire Single Slave Mode Connection Diagram .....	160
Figure 24.4. 4-Wire Single Master Mode and 4-Wire Slave Mode Connection Diagram .....	160
Figure 24.5. Master Mode Data/Clock Timing .....	162
Figure 24.6. Slave Mode Data/Clock Timing (CKPHA = 0) .....	162
Figure 24.7. Slave Mode Data/Clock Timing (CKPHA = 1) .....	163
Figure 24.8. SPI Master Timing (CKPHA = 0) .....	167
Figure 24.9. SPI Master Timing (CKPHA = 1) .....	167
Figure 24.10. SPI Slave Timing (CKPHA = 0) .....	168
Figure 24.11. SPI Slave Timing (CKPHA = 1) .....	168

## 25. Timers

Figure 25.1. T0 Mode 0 Block Diagram .....	173
Figure 25.2. T0 Mode 2 Block Diagram .....	174
Figure 25.3. T0 Mode 3 Block Diagram .....	175

---

Figure 25.4. Timer 2 16-Bit Mode Block Diagram .....	180
Figure 25.5. Timer 2 8-Bit Mode Block Diagram .....	181
Figure 25.6. Timer 3 16-Bit Mode Block Diagram .....	185
Figure 25.7. Timer 3 8-Bit Mode Block Diagram .....	186
<b>26. Programmable Counter Array</b>	
Figure 26.1. PCA Block Diagram .....	190
Figure 26.2. PCA Counter/Timer Block Diagram .....	191
Figure 26.3. PCA Interrupt Block Diagram .....	192
Figure 26.4. PCA Capture Mode Diagram .....	194
Figure 26.5. PCA Software Timer Mode Diagram .....	195
Figure 26.6. PCA High-Speed Output Mode Diagram .....	196
Figure 26.7. PCA Frequency Output Mode .....	197
Figure 26.8. PCA 8-Bit PWM Mode Diagram .....	198
Figure 26.9. PCA 16-Bit PWM Mode .....	199
Figure 26.10. PCA Module 4 with Watchdog Timer Enabled .....	200
<b>27. C2 Interface</b>	
Figure 27.1. Typical C2 Pin Sharing .....	215

---

## List of Tables

### 2. Ordering Information

Table 2.1. Product Selection Guide .....	19
--	----

### 3. Pin Definitions

Table 3.1. Pin Definitions for the C8051T610/1/2/3/4/5/6/7 .....	20
--	----

### 4. LQFP-32 Package Specifications

Table 4.1. LQFP-32 Package Dimensions .....	25
---	----

Table 4.2. LQFP-32 PCB Land Pattern Dimensions .....	26
--	----

### 5. QFN-28 Package Specifications

Table 5.1. QFN-28 Package Dimensions .....	27
--	----

Table 5.2. QFN-28 PCB Land Pattern Dimensions .....	28
---	----

### 6. QFN-24 Package Specifications

Table 6.1. QFN-24 Package Dimensions .....	29
--	----

Table 6.2. QFN-24 PCB Land Pattern Dimensions .....	30
---	----

### 7. Electrical Characteristics

Table 7.1. Absolute Maximum Ratings .....	31
---	----

Table 7.2. Global Electrical Characteristics .....	32
--	----

Table 7.3. Port I/O DC Electrical Characteristics .....	33
---	----

Table 7.4. Reset Electrical Characteristics .....	34
---	----

Table 7.5. Internal Voltage Regulator Electrical Characteristics .....	34
--	----

Table 7.6. EPROM Electrical Characteristics .....	34
---	----

Table 7.7. Internal High-Frequency Oscillator Electrical Characteristics .....	35
--	----

Table 7.8. ADC0 Electrical Characteristics .....	35
--	----

Table 7.9. Temperature Sensor Electrical Characteristics .....	36
--	----

Table 7.10. Voltage Reference Electrical Characteristics .....	36
--	----

Table 7.11. Comparator Electrical Characteristics .....	37
---	----

### 13. CIP-51 Microcontroller

Table 13.1. CIP-51 Instruction Set Summary .....	70
--	----

### 15. Special Function Registers

Table 15.1. Special Function Register (SFR) Memory Map .....	81
--	----

Table 15.2. Special Function Registers .....	82
--	----

### 16. Interrupts

Table 16.1. Interrupt Summary .....	87
-------------------------------------	----

### 17. EPROM Memory

Table 17.1. Security Byte Decoding .....	95
--	----

### 21. Port Input/Output

Table 21.1. Port I/O Assignment for Analog Functions .....	116
--	-----

Table 21.2. Port I/O Assignment for <u>Digital Functions</u> .....	116
--	-----

Table 21.3. Port I/O Assignment for INT0 and INT1 Functions .....	117
---	-----

### 22. SMBus

Table 22.1. SMBus Clock Source Selection .....	136
--	-----

Table 22.2. Minimum SDA Setup and Hold Times .....	137
--	-----

Table 22.3. Sources for Hardware Changes to SMB0CN .....	141
--	-----

Table 22.4. SMBus Status Decoding .....	147
---	-----

# C8051T610/1/2/3/4/5/6/7

---

## 23. UART0

Table 23.1. Timer Settings for Standard Baud Rates Using The Internal 24.5 MHz Oscillator .....	156
Table 23.2. Timer Settings for Standard Baud Rates Using an External 22.1184 MHz Oscillator .....	156

## 24. Enhanced Serial Peripheral Interface (SPI0)

Table 24.1. SPI Slave Timing Parameters .....	169
---	-----

## 26. Programmable Counter Array

Table 26.1. PCA Timebase Input Options .....	191
Table 26.2. PCA0CPM Bit Settings for PCA Capture/Compare Modules .....	193
Table 26.3. Watchdog Timer Timeout Intervals1 .....	202

## 27. C2 Interface

## List of Registers

SFR Definition 8.1. ADC0CF: ADC0 Configuration .....	43
SFR Definition 8.2. ADC0H: ADC0 Data Word MSB .....	44
SFR Definition 8.3. ADC0L: ADC0 Data Word LSB .....	44
SFR Definition 8.4. ADC0CN: ADC0 Control .....	45
SFR Definition 8.5. ADC0GTH: ADC0 Greater-Than Data High Byte .....	46
SFR Definition 8.6. ADC0GTL: ADC0 Greater-Than Data Low Byte .....	46
SFR Definition 8.7. ADC0LTH: ADC0 Less-Than Data High Byte .....	47
SFR Definition 8.8. ADC0LTL: ADC0 Less-Than Data Low Byte .....	47
SFR Definition 8.9. AMX0P: AMUX0 Positive Channel Select .....	50
SFR Definition 9.1. TOFFH: Temperature Offset Measurement High Byte .....	53
SFR Definition 9.2. TOFFL: Temperature Offset Measurement Low Byte .....	53
SFR Definition 10.1. REF0CN: Reference Control .....	55
SFR Definition 11.1. REG0CN: Voltage Regulator Control .....	57
SFR Definition 12.1. CPT0CN: Comparator0 Control .....	61
SFR Definition 12.2. CPT0MD: Comparator0 Mode Selection .....	62
SFR Definition 12.3. CPT1CN: Comparator1 Control .....	63
SFR Definition 12.4. CPT1MD: Comparator1 Mode Selection .....	64
SFR Definition 12.5. CPT0MX: Comparator0 MUX Selection .....	66
SFR Definition 12.6. CPT1MX: Comparator1 MUX Selection .....	67
SFR Definition 13.1. DPL: Data Pointer Low Byte .....	74
SFR Definition 13.2. DPH: Data Pointer High Byte .....	74
SFR Definition 13.3. SP: Stack Pointer .....	75
SFR Definition 13.4. ACC: Accumulator .....	75
SFR Definition 13.5. B: B Register .....	75
SFR Definition 13.6. PSW: Program Status Word .....	76
SFR Definition 14.1. EMI0CN: External Memory Interface Control .....	80
SFR Definition 16.1. IE: Interrupt Enable .....	88
SFR Definition 16.2. IP: Interrupt Priority .....	89
SFR Definition 16.3. EIE1: Extended Interrupt Enable 1 .....	90
SFR Definition 16.4. EIP1: Extended Interrupt Priority 1 .....	91
SFR Definition 16.5. IT01CF: INT0/INT1 Configuration .....	93
SFR Definition 18.1. PCON: Power Control .....	99
SFR Definition 19.1. VDM0CN: VDD Monitor Control .....	103
SFR Definition 19.2. RSTSRC: Reset Source .....	105
SFR Definition 20.1. CLKSEL: Clock Select .....	107
SFR Definition 20.2. OSCICL: Internal H-F Oscillator Calibration .....	108
SFR Definition 20.3. OSCICN: Internal H-F Oscillator Control .....	109
SFR Definition 20.4. OSCXCN: External Oscillator Control .....	111
SFR Definition 21.1. XBR0: Port I/O Crossbar Register 0 .....	122
SFR Definition 21.2. XBR1: Port I/O Crossbar Register 1 .....	123
SFR Definition 21.3. P0: Port 0 .....	124
SFR Definition 21.4. P0MDIN: Port 0 Input Mode .....	125
SFR Definition 21.5. P0MDOUT: Port 0 Output Mode .....	125



# C8051T610/1/2/3/4/5/6/7

---

SFR Definition 21.6. P0SKIP: Port 0 Skip .....	126
SFR Definition 21.7. P1: Port 1 .....	126
SFR Definition 21.8. P1MDIN: Port 1 Input Mode .....	127
SFR Definition 21.9. P1MDOUT: Port 1 Output Mode .....	127
SFR Definition 21.10. P1SKIP: Port 1 Skip .....	128
SFR Definition 21.11. P2: Port 2 .....	128
SFR Definition 21.12. P2MDIN: Port 2 Input Mode .....	129
SFR Definition 21.13. P2MDOUT: Port 2 Output Mode .....	129
SFR Definition 21.14. P2SKIP: Port 2 Skip .....	130
SFR Definition 21.15. P3: Port 3 .....	130
SFR Definition 21.16. P3MDIN: Port 3 Input Mode .....	131
SFR Definition 21.17. P3MDOUT: Port 3 Output Mode .....	131
SFR Definition 22.1. SMB0CF: SMBus Clock/Configuration .....	138
SFR Definition 22.2. SMB0CN: SMBus Control .....	140
SFR Definition 22.3. SMB0DAT: SMBus Data .....	142
SFR Definition 23.1. SCON0: Serial Port 0 Control .....	154
SFR Definition 23.2. SBUF0: Serial (UART0) Port Data Buffer .....	155
SFR Definition 24.1. SPI0CFG: SPI0 Configuration .....	164
SFR Definition 24.2. SPI0CN: SPI0 Control .....	165
SFR Definition 24.3. SPI0CKR: SPI0 Clock Rate .....	166
SFR Definition 24.4. SPI0DAT: SPI0 Data .....	166
SFR Definition 25.1. CKCON: Clock Control .....	171
SFR Definition 25.2. TCON: Timer Control .....	176
SFR Definition 25.3. TMOD: Timer Mode .....	177
SFR Definition 25.4. TL0: Timer 0 Low Byte .....	178
SFR Definition 25.5. TL1: Timer 1 Low Byte .....	178
SFR Definition 25.6. TH0: Timer 0 High Byte .....	179
SFR Definition 25.7. TH1: Timer 1 High Byte .....	179
SFR Definition 25.8. TMR2CN: Timer 2 Control .....	182
SFR Definition 25.9. TMR2RLL: Timer 2 Reload Register Low Byte .....	183
SFR Definition 25.10. TMR2RLH: Timer 2 Reload Register High Byte .....	183
SFR Definition 25.11. TMR2L: Timer 2 Low Byte .....	183
SFR Definition 25.12. TMR2H: Timer 2 High Byte .....	184
SFR Definition 25.13. TMR3CN: Timer 3 Control .....	187
SFR Definition 25.14. TMR3RLL: Timer 3 Reload Register Low Byte .....	188
SFR Definition 25.15. TMR3RLH: Timer 3 Reload Register High Byte .....	188
SFR Definition 25.16. TMR3L: Timer 3 Low Byte .....	188
SFR Definition 25.17. TMR3H: Timer 3 High Byte .....	189
SFR Definition 26.1. PCA0CN: PCA Control .....	203
SFR Definition 26.2. PCA0MD: PCA Mode .....	204
SFR Definition 26.3. PCA0CPMn: PCA Capture/Compare Mode .....	205
SFR Definition 26.4. PCA0L: PCA Counter/Timer Low Byte .....	206
SFR Definition 26.5. PCA0H: PCA Counter/Timer High Byte .....	206
SFR Definition 26.6. PCA0CPLn: PCA Capture Module Low Byte .....	207
SFR Definition 26.7. PCA0CPHn: PCA Capture Module High Byte .....	207

---

# C8051T610/1/2/3/4/5/6/7

---

C2 Register Definition 27.1. C2ADD: C2 Address .....	208
C2 Register Definition 27.2. DEVICEID: C2 Device ID .....	209
C2 Register Definition 27.3. REVID: C2 Revision ID .....	209
C2 Register Definition 27.4. DEVCTL: C2 Device Control .....	210
C2 Register Definition 27.5. EPCTL: EPROM Programming Control Register .....	210
C2 Register Definition 27.6. EPDAT: C2 EPROM Data .....	211
C2 Register Definition 27.7. EPSTAT: C2 EPROM Status .....	211
C2 Register Definition 27.8. EPADDRH: C2 EPROM Address High Byte .....	212
C2 Register Definition 27.9. EPADDRL: C2 EPROM Address Low Byte .....	212
C2 Register Definition 27.10. CRC0: CRC Byte 0 .....	213
C2 Register Definition 27.11. CRC1: CRC Byte 1 .....	213
C2 Register Definition 27.12. CRC2: CRC Byte 2 .....	214
C2 Register Definition 27.13. CRC3: CRC Byte 3 .....	214

## 1. System Overview

C8051T610/1/2/3/4/5/6/7 devices are fully integrated, mixed-signal, system-on-a-chip MCUs. Highlighted features are listed below. Refer to Table 2.1 for specific product feature selection and part ordering numbers.

- High-speed pipelined 8051-compatible microcontroller core (up to 25 MIPS)
- In-system, full-speed, non-intrusive debug interface (on-chip)
- C8051F310 ISP Flash device is available for quick in-system code development
- 10-bit 500 ksps Single-ended ADC with analog multiplexer and integrated temperature sensor
- Precision calibrated 24.5 MHz internal oscillator
- 16 k or 8 k of on-chip Byte-Programmable EPROM—(512 bytes are reserved on 16k version)
- 1280 bytes of on-chip RAM
- SMBus/I<sup>2</sup>C, SPI, and Enhanced UART serial interfaces implemented in hardware
- Four general-purpose 16-bit timers
- Programmable Counter/Timer Array (PCA) with five capture/compare modules and Watchdog Timer function
- On-chip Power-On Reset and V<sub>DD</sub> Monitor
- On-chip Voltage Comparators (2)
- 29/25/21 Port I/O

With on-chip power-on reset, V<sub>DD</sub> monitor, watchdog timer, and clock oscillator, the C8051T610/1/2/3/4/5/6/7 devices are truly stand-alone, system-on-a-chip solutions. User software has complete control of all peripherals and may individually shut down any or all peripherals for power savings.

Code written for the C8051T610/1/2/3/4/5/6/7 family of processors will run on the C8051F310 Mixed-Signal ISP Flash microcontroller, providing a quick, cost-effective way to develop code without requiring special emulator circuitry. The C8051T610/1/2/3/4/5/6/7 processors include Silicon Laboratories' 2-Wire C2 Debug and Programming interface, which allows non-intrusive (uses no on-chip resources), full speed, in-circuit debugging using the production MCU installed in the final application. This debug logic supports inspection of memory, viewing and modification of special function registers, setting breakpoints, single stepping, and run and halt commands. All analog and digital peripherals are fully functional while debugging using C2. The two C2 interface pins can be shared with user functions, allowing in-system debugging without occupying package pins.

Each device is specified for 1.8–3.6 V operation over the industrial temperature range (–45 to +85 °C). An internal LDO is used to supply the processor core voltage. The Port I/O and  $\overline{\text{RST}}$  pins are tolerant of input signals up to 5 V. See Table 2.1 for ordering information. Block diagrams of the devices in the C8051T610/1/2/3/4/5/6/7 family are shown in Figure 1.1, Figure 1.2 and Figure 1.3.

# C8051T610/1/2/3/4/5/6/7




Figure 1.1. C8051T610/2/4 Block Diagram (32-pin LQFP)

# C8051T610/1/2/3/4/5/6/7




Figure 1.2. C8051T611/3/5 Block Diagram (28-pin QFN)



# C8051T610/1/2/3/4/5/6/7




Figure 1.3. C8051T616/7 Block Diagram (24-pin QFN)

## 2. Ordering Information

Table 2.1. Product Selection Guide

Ordering Part Number	MIPS (Peak)	EPROM Memory (Bytes)	RAM (Bytes)	Calibrated Internal 24.5 MHz Oscillator	SMBus/I <sup>2</sup> C	Enhanced SPI	UART	Timers (16-bit)	Programmable Counter Array	Digital Port I/Os	10-bit 500ksps ADC	Temperature Sensor	Analog Comparators	Lead-free (RoHS Compliant)	Package
C8051T610-GQ	25	16k*	1280	Y	Y	Y	Y	4	Y	29	Y	Y	2	Y	LQFP-32
C8051T611-GM	25	16k*	1280	Y	Y	Y	Y	4	Y	25	Y	Y	2	Y	QFN-28
C8051T612-GQ	25	8k	1280	Y	Y	Y	Y	4	Y	29	Y	Y	2	Y	LQFP-32
C8051T613-GM	25	8k	1280	Y	Y	Y	Y	4	Y	25	Y	Y	2	Y	QFN-28
C8051T614-GQ	25	8k	1280	Y	Y	Y	Y	4	Y	29	—	—	2	Y	LQFP-32
C8051T615-GM	25	8k	1280	Y	Y	Y	Y	4	Y	25	—	—	2	Y	QFN-28
C8051T616-GM	25	16k*	1280	Y	Y	Y	Y	4	Y	21	Y	Y	2	Y	QFN-24
C8051T617-GM	25	16k*	1280	Y	Y	Y	Y	4	Y	21	—	—	2	Y	QFN-24

\* 512 Bytes Reserved for Factory Use

## 3. Pin Definitions

**Table 3.1. Pin Definitions for the C8051T610/1/2/3/4/5/6/7**

Name	Pin T610/2/4	Pin T611/3/5	Pin T616/7	Type	Description
V <sub>DD</sub>	4	4	4		Power Supply Voltage.
GND	3	3	3		Ground.
$\overline{\text{RST}}$	5	5	5	D I/O	Device Reset. Open-drain output of internal POR.
C2CK				D I/O	Clock signal for the C2 Debug Interface.
P3.0/  C2D	6	6	6	D I/O or A In  D I/O	Port 3.0.  Bi-directional data signal for the C2 Debug Inter- face.
P0.0	2	2	2	D I/O or A In	Port 0.0.
P0.1	1	1	1	D I/O or A In	Port 0.1.
P0.2/  VPP	32	28	24	D I/O or A In  A In	Port 0.2.  VPP Programming Voltage Input.
P0.3	31	27	23	D I/O or A in	Port 0.3.
P0.4	30	26	22	D I/O or A In	Port 0.4.
P0.5	29	25	21	D I/O or A In	Port 0.5.
P0.6	28	24	20	D I/O or A In	Port 0.6.
P0.7	27	23	19	D I/O	Port 0.7.
P1.0	26	22	18	D I/O or A In	Port 1.0.
P1.1	25	21	17	D I/O or A In	Port 1.1.
P1.2	24	20	16	D I/O or A In	Port 1.2.

# C8051T610/1/2/3/4/5/6/7

**Table 3.1. Pin Definitions for the C8051T610/1/2/3/4/5/6/7(Continued)**

Name	Pin T610/2/4	Pin T611/3/5	Pin T616/7	Type	Description
P1.3	23	19	15	D I/O or A In	Port 1.3.
P1.4	22	18	14	D I/O or A In	Port 1.4.
P1.5	21	17	13	D I/O or A In	Port 1.5.
P1.6	20	16	—	D I/O or A In	Port 1.6.
P1.7	19	15	—	D I/O or A In	Port 1.7.
P2.0	18	14	12	D I/O or A In	Port 2.0.
P2.1	17	13	11	D I/O or A In	Port 2.1.
P2.2	16	12	10	D I/O or A In	Port 2.2.
P2.3	15	11	9	D I/O or A In	Port 2.3.
P2.4	14	10	8	D I/O or A In	Port 2.4.
P2.5	13	9	7	D I/O or A In	Port 2.5.
P2.6	12	8	—	D I/O or A In	Port 2.6.
P2.7	11	7	—	D I/O or A In	Port 2.7.
P3.1	7	—	—	D I/O or A In	Port 3.1.
P3.2	8	—	—	D I/O or A In	Port 3.2.
P3.3	9	—	—	D I/O or A In	Port 3.3.
P3.4	10	—	—	D I/O or A In	Port 3.4.

# C8051T610/1/2/3/4/5/6/7




Figure 3.1. LQFP-32 Pinout Diagram (Top View)



# C8051T610/1/2/3/4/5/6/7




Figure 3.2. QFN-28 Pinout Diagram (Top View)

# C8051T610/1/2/3/4/5/6/7




Figure 3.3. QFN-24 Pinout Diagram (Top View)

## 4. LQFP-32 Package Specifications




Figure 4.1. LQFP-32 Package Drawing

Table 4.1. LQFP-32 Package Dimensions

Dimension	Min	Typ	Max	Dimension	Min	Typ	Max
A	—	—	1.60	E	9.00 BSC.		
A1	0.05	—	0.15	E1	7.00 BSC.		
A2	1.35	1.40	1.45	L	0.45	0.60	0.75
b	0.30	0.37	0.45	aaa	0.20		
c	0.09	—	0.20	bbb	0.20		
D	9.00 BSC.			ccc	0.10		
D1	7.00 BSC.			ddd	0.20		
e	0.80 BSC.			θ	0°	3.5°	7°

**Notes:**

1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
3. This drawing conforms to JEDEC outline MS-026, variation BBA.
4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.