

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









Universe IID/IIB™ User Manual

May 12, 2010

GENERAL DISCLAIMER

Integrated Device Technology, Inc. reserves the right to make changes to its products or specifications at any time, without notice, in order to improve design or performance and to supply the best possible product. IDT does not assume any responsibility for use of any circuitry described other than the circuitry embodied in an IDT product. The Company makes no representations that circuitry described herein is free from patent infringement or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent, patent rights or other rights, of Integrated Device Technology, Inc.

CODE DISCLAIMER

Code examples provided by IDT are for illustrative purposes only and should not be relied upon for developing applications. Any use of the code examples below is completely at your own risk. IDT MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND CONCERNING THE NONINFRINGEMENT, QUALITY, SAFETY OR SUITABILITY OF THE CODE, EITHER EXPRESS OR IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. FURTHER, IDT MAKES NO REPRESENTATIONS OR WARRANTIES AS TO THE TRUTH, ACCURACY OR COMPLETENESS OF ANY STATEMENTS, INFORMATION OR MATERIALS CONCERNING CODE EXAMPLES CONTAINED IN ANY IDT PUBLICATION OR PUBLIC DISCLOSURE OR THAT IS CONTAINED ON ANY IDT INTERNET SITE. IN NO EVENT WILL IDT BE LIABLE FOR ANY DIRECT, CONSEQUENTIAL, INCIDENTAL, INDIRECT, PUNITIVE OR SPECIAL DAMAGES, HOWEVER THEY MAY ARISE, AND EVEN IF IDT HAS BEEN PREVIOUSLY ADVISED ABOUT THE POSSIBILITY OF SUCH DAMAGES. The code examples also may be subject to United States export control laws and may be subject to the export or import laws of other countries and it is your responsibility to comply with any applicable laws or regulations.

LIFE SUPPORT POLICY

Integrated Device Technology's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the manufacturer and an officer of IDT.

- 1. Life support devices or systems are devices or systems which (a) are intended for surgical implant into the body or (b) support or sustain life and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any components of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

IDT, the IDT logo, and Integrated Device Technology are trademarks or registered trademarks of Integrated Device Technology, Inc.

1.	Fun	ectiona	I Overview	
	1.1	Overvie	ew	
		1.1.1	Universe II Features	
		1.1.2	Universe II Benefits	
		1.1.3	Universe II Typical Applications	
	1.2	Main In	terfaces	1
		1.2.1	VMEbus Interface	
		1.2.2	PCI Bus Interface	
		1.2.3	Interrupter and Interrupt Handler	
		1.2.4	DMA Controller	
2.	VM	Ebus Ir	nterface	
	2.1	Overvie	ew	
	2.2	VMEbu	s Requester	
		2.2.1	Internal Arbitration for VMEbus Requests	
		2.2.2	Request Modes	
		2.2.3	VMEbus Release	
	2.3	Univers	e II as VMEbus Master	
		2.3.1	Addressing Capabilities	
		2.3.2	Data Transfer Capabilities	1
		2.3.3	Cycle Terminations	
	2.4	Univers	e II as VMEbus Slave	
		2.4.1	Coupled Transfers	
		2.4.2	Posted Writes	
		2.4.3	Prefetched Block Reads	
		2.4.4	VMEbus Lock Commands (ADOH Cycles)	
		2.4.5	VMEbus Read-Modify-Write Cycles (RMW Cycles)	
		2.4.6	Register Accesses	
		2.4.7	Location Monitors	
		2.4.8	Generating PCI Configuration Cycles	
	2.5	VMEbu	s Configuration	
		2.5.1	First Slot Detector	
		2.5.2	VMEbus Register Access at Power-up	
	2.6	Automa	tic Slot Identification	
		2.6.1	Auto Slot ID: VME64 Specified	
		2.6.2	Auto-ID: A Proprietary IDT Method	
		2.6.3	System Controller Functions	
		2.6.4	IACK Daisy-Chain Driver Module	
		2.6.5	VMEbus Time-out	
		2.6.6	Bus Isolation Mode (BI-Mode)	,

3.	PCI		ace	
	3.1	Overvi	iew	49
	3.2	PCI Cy	ycles	49
		3.2.1	32-Bit Versus 64-Bit PCI	49
		3.2.2	PCI Bus Request and Parking	50
		3.2.3	Address Phase	50
		3.2.4	Data Transfer	52
		3.2.5	Termination Phase	52
		3.2.6	Parity Checking	53
	3.3	Univer	rse II as PCI Master	53
		3.3.1	Command Types	54
		3.3.2	PCI Burst Transfers	55
		3.3.3	Termination	55
		3.3.4	Parity	56
	3.4	Univer	rse II as PCI Target	57
		3.4.1	Command Types	57
		3.4.2	Data Transfer	57
		3.4.3	Coupled Transfers	58
		3.4.4	Posted Writes	60
		3.4.5	Special Cycle Generator	61
		3.4.6	Using the VOWN bit	
		3.4.7	Terminations	65
4.	Sla	ve Ima	age Programming	67
	4.1		iew	
	4.2		Slave Image Programming.	
	1,2	4.2.1	VMEbus Fields	
		4.2.2	PCI Bus Fields	
		4.2.3	Control Fields	
	4.3		us Target Images	
	т.Э	4.3.1	PCI Bus Fields	
		4.3.2	VMEbus Fields	
		4.3.3	Control Fields	
	4.4		l PCI Target Image	
5.	Rec	nietere	S Overview	75
٠.	5.1		iew	
	5.2		er Access from the PCI Bus.	
	3.2	5.2.1	PCI Configuration Access	
			-	
		5.2.2	Memory or I/O Access.	
	<i>5</i> 2	5.2.3	Locking the Register Block from the PCI bus	
	5.3	•	er Access from the VMEbus	
		5.3.1	VMEbus Register Access Image (VRAI)	
		5.3.2	CR/CSR Accesses	
		5.3.3	RMW and ADOH Register Access Cycles	81

	5.4		ox Registers	
	5.5	Semap	hores	83
6.	DM	A Con	troller	85
	6.1	Overvi	iew	85
	6.2	DMA I	Registers	85
		6.2.1	Source and Destination Addresses	86
		6.2.2	Non-incrementing DMA Mode	87
		6.2.3	Transfer Size	89
		6.2.4	Transfer Data Width	89
		6.2.5	DMA Command Packet Pointer	90
		6.2.6	DMA Control and Status	90
	6.3	Direct	Mode Operation	93
	6.4	Linked	l-list Mode	96
		6.4.1	Linked-list Updating	100
	6.5	FIFO (Operation and Bus Ownership	101
		6.5.1	PCI-to-VMEbus Transfers	101
		6.5.2	VMEbus-to-PCI Transfers	103
	6.6	DMA I	Interrupts	104
	6.7	DMA (Channel Interactions with Other Channels	105
	6.8	DMA I	Error Handling	105
		6.8.1	DMA Software Response to Error	105
		6.8.2	DMA Hardware Response to Error	106
		6.8.3	Resuming DMA Transfers	106
7.	Inte	errupt (Generation and Handling	109
	7.1		iew	
	7.2		pt Generation.	
		7.2.1	PCI Interrupt Generation	
		7.2.2	VMEbus Interrupt Generation	
	7.3		pt Handling	
	,,,	7.3.1	PCI Interrupt Handling.	
		7.3.2	VMEbus Interrupt Handling	
		7.3.3	Internal Interrupt Handling	
		7.3.4	VME64 Auto-ID	
8.	Frr	or Han	ıdling	125
0.			_	
	8.1		ew	
	8.2		on Coupled Cycles	
	8.3		on Decoupled Transactions	
		8.3.1 8.3.2	Posted Writes	
			Prefetched Reads	
		8.3.3	DMA Errors	
		8.3.4	Parity Errors	127

9.	Res	ets, Clocks and Power-up Options	.129
	9.1	Overview	. 129
	9.2	Resets	. 129
		9.2.1 Universe II Reset Circuitry	. 132
		9.2.2 Reset Implementation Cautions	. 133
	9.3	Power-Up Options	
10.		9.3.1 Power-up Option Descriptions	
		9.3.2 Power-up Option Implementation	
		9.3.3 Hardware Initialization (Normal Operating Mode)	. 140
	9.4	Test Modes	. 141
		9.4.1 Auxiliary Test Modes	. 141
		9.4.2 JTAG support	. 141
	9.5	Clocks	. 142
10.	Sigi	nals and Pinout	.143
	10.1	Overview	. 143
	10.2	VMEbus Signals	
	10.3	PCI Bus Signals	
	10.4	Pin-out	
		10.4.1 313-pin Plastic BGA Package (PBGA)	
11.	Elec	ctrical Characteristics	.153
	11.1	DC Characteristics	
		11.1.1 Non-PCI Characteristics	
		11.1.2 PCI Characteristics	
		11.1.3 Pin List and DC Characteristics for all Signals	
	11.2	Operating Conditions.	
		11.2.1 Absolute Maximum Ratings	
	11.3	Power Dissipation	
	11.4	Power Sequencing	
12.	Reg	jisters	.163
	12.1	Overview	. 163
	12.2	Register Map	. 164
	12.3	Register Description	
		12.3.1 PCI Configuration Space ID Register (PCI_ID)	
Α.	Pac	kaging Information	.333
	A.1	313 Pin PBGA Package	
_			
В.		formance	
	B.1	Overview	
	B.2	PCI Slave Channel.	
		B.2.1 Coupled Cycles	
	D 2	B.2.2 Decoupled Cycles	
	B.3	VME Slave Channel	. 340

		B.3.1 Coupled Cycles
		B.3.2 Decoupled Cycles
	B.4	DMA Channel and Relative FIFO Sizes
		B.4.1 VMEbus Ownership Modes
		B.4.2 VME Transfers
		B.4.3 PCI Transfers
	B.5	Universe II Specific Register
		B.5.1 Overview of the U2SPEC Register
		B.5.2 Adjustable VME Timing Parameters
	B.6	Performance Summary
C.	Reli	ability Prediction
	C.1	Overview
	C.2	Physical Characteristics
	C.3	Thermal Characteristics
	C.4	Universe II Ambient Operating Calculations
	C.5	Thermal Vias
D.	End	lian Mapping
	D.1	Overview
	D.2	Little-endian Mode
Ε.	Тур	ical Applications
	E.1	Overview
	E.2	VME Interface
		E.2.1 Transceivers
		E.2.2 Direction control
		E.2.3 Power-up Options
	E.3	PCI Bus Interface
		E.3.1 Resets
		E.3.2 Local Interrupts
	E.4	Manufacturing Test Pins
	E.5	Decoupling VDD and VSS on the Universe II
F.	Ord	ering Information
	F.1	Ordering Information

Figures

Figure 1:	Universe II Block Diagram	18
Figure 2:	Universe II In Single Board Computer Application	20
Figure 3:	Universe II Data Flow Diagram	21
Figure 4:	VMEbus Slave Channel Dataflow	32
Figure 5:	Timing for Auto-ID Cycle.	44
Figure 6:	PCI Bus Target Channel Dataflow	58
Figure 7:	Register Fields for the Special Cycle Generator	62
Figure 8:	Address Translation Mechanism for VMEbus to PCI Bus Transfers	69
Figure 9:	Address Translation Mechanism for PCI Bus to VMEbus Transfers	72
Figure 10:	Memory Mapping in the Special PCI Target Image	74
Figure 11:	Universe II Control and Status Register Space	76
Figure 12:	PCI Bus Access to UCSR as Memory or I/O Space	77
Figure 13:	UCSR Access from the VMEbus Register Access Image	80
Figure 14:	UCSR Access in VMEbus CR/CSR Space	82
Figure 15:	Direct Mode DMA transfers	94
Figure 16:	Command Packet Structure and Linked List Operation	97
Figure 17:	DMA Linked List Operation	98
Figure 18:	Universe Interrupt Circuitry	. 110
Figure 19:	STATUS/ID Provided by Universe II	. 115
Figure 20:	Sources of Internal Interrupts	. 119
Figure 21:	Reset Circuitry	. 133
Figure 22:	Resistor-Capacitor Circuit Ensuring Power-Up Reset Duration	. 134
Figure 23:	Power-up Options Timing	. 139
Figure 24:	UCSR Access Mechanisms	. 163
Figure 25:	313 PBGA - Bottom View	. 333
Figure 26:	313 PBGA - Top and Side View	. 334
Figure 27:	Coupled Read Cycle - Universe II as VME Master	. 337
Figure 28:	Several Coupled Read Cycles - Universe II as VME Master	. 337
Figure 29:	Coupled Write Cycle - Universe II as VME Master	. 338
Figure 30:	Several Non-Block Decoupled Writes - Universe II as VME Master	. 340
Figure 31:	BLT Decoupled Write - Universe II as VME Master	. 340
Figure 32:	Coupled Read Cycle - Universe II as VME Slave	. 341
Figure 33:	Coupled Write Cycle - Universe II as VME Slave (bus parked at Universe II)	. 342
Figure 34:	Non-Block Decoupled Write Cycle - Universe II as VME Slave	. 343
Figure 35:	BLT Decoupled Write Cycle - Universe II as VME Slave	. 344
Figure 36:	MBLT Decoupled Write Cycle - Universe II as VME Slave	. 344
Figure 37:	BLT Pre-fetched Read Cycle - Universe II as VME Slave	. 346
Figure 38:	PCI Read Transactions During DMA Operation.	. 349
Figure 39:	Multiple PCI Read Transactions During DMA Operation	. 349
Figure 40:	Universe II Connections to the VMEbus Through TTL Buffers	. 364
Figure 41:	Universe II Connections to the VMEbus Through TTL Buffers	. 365
Figure 42:	Power-up Configuration Using Passive Pull-ups	. 368

10 Figures

Figure 43:	Power-up Configuration Using Active Circuitry	368
Figure 44:	Analog Isolation Scheme	371
Figure 45:	Noise Filter Scheme	371

Tables

Table 1:	VMEbus Address Modifier Codes	28
Table 2:	PCI Address Line Asserted as a Function of VA[15:11]	39
Table 3:	Command Type Encoding for Transfer Type	51
Table 4:	VMEbus Fields for VMEbus Slave Image	67
Table 5:	PCI Bus Fields for VMEbus Slave Image	68
Table 6:	Control Fields for VMEbus Slave Image	68
Table 7:	PCI Bus Fields for the PCI Bus Target Image	70
Table 8:	VMEbus Fields for the PCI Bus Target Image	70
Table 9:	Control Fields for PCI Bus Target Image	71
Table 10:	PCI Bus Fields for the Special PCI Target Image	73
Table 11:	VMEbus Fields for the Special PCI Bus Target Image	73
Table 12:	Control Fields for the Special PCI Bus Target Image	73
Table 13:	Programming the VMEbus Register Access Image	79
Table 14:	VON Settings for Non-Inc Mode.	88
Table 15:	DMA Interrupt Sources and Enable Bits	. 104
Table 16:	Source, Enabling, Mapping, and Status of PCI Interrupt Output	. 112
Table 17:	Source, Enabling, Mapping, and Status of VMEbus Interrupt Outputs	. 114
Table 18:	Internal Interrupt Routing	. 118
Table 19:	Hardware Reset Mechanisms	. 129
Table 20:	Software Reset Mechanism	. 130
Table 21:	Functions Affected by Reset Initiators	. 132
Table 22:	Power-Up Options	. 135
Table 23:	VRAI Base Address Power-up Options	. 137
Table 24:	Manufacturing Pin Requirements for Normal Operating Mode	. 140
Table 25:	Test Mode Operation	. 141
Table 26:	VMEbus Signals.	. 144
Table 27:	PCI Bus Signals	. 147
Table 28:	Non-PCI Electrical Characteristics	. 153
Table 29:	AC/DC PCI Electrical Characteristics	. 154
Table 30:	Pin List and DC Characteristics for Universe II Signals	. 155
Table 31:	Operating Conditions	. 160
Table 32:	Absolute Maximum Ratings.	. 161
Table 33:	Power Dissipation	
Table 34:	Universe II Register Map	
Table 35:	Power-up Option Behavior of the VAS field in VRAI_CTL.	. 304
Table 36:	PCI Slave Channel Performance	
Table 37:	VME Slave Channel Performance	. 352
Table 38:	DMA Channel Performance.	. 353
Table 39:	Ambient to Junction Thermal Impedance	. 357
Table 40:	Maximum Universe II Junction Temperature	
Table 41:	Thermal Characteristics of Universe II	
Table 42:	Mapping of 32-bit Little-Endian PCI Bus to 32-bit VMEbus	. 360

12 Tables

Table 43:	Mapping of 32-bit Little-Endian PCI Bus to 64-bit VMEbus	361
Table 44:	VMEbus Signal Drive Strength Requirements	366
Table 45:	VMEbus Transceiver Requirements	366
Table 46:	Reset Signals	369
Table 47:	Standard Ordering Information	373

This section discusses the following topics:

- "Scope" on page 13
- "Document Conventions" on page 13
- "Revision History" on page 15

Scope

The *Universe IID/IIB User Manual* discusses the features, capabilities, and configuration requirements for the Universe II. It is intended for hardware and software engineers who are designing system interconnect applications with the device.

Document Conventions

This document uses the following conventions.

Signal Notation

Signals are either active high or active low. Active low signals are defined as true (asserted) when they are at a logic low. Similarly, active high signals are defined as true at a logic high. Signals are considered asserted when active and negated when inactive, irrespective of voltage levels. For voltage levels, the use of 0 indicates a low voltage while a 1 indicates a high voltage.

For voltage levels, the use of 0 indicates a low voltage while a 1 indicates a high voltage. For voltage levels, the use of 0 indicates a low voltage while a 1 indicates a high voltage.

Each signal that assumes a logic low state when asserted is followed by an underscore sign, "_". For example, SIGNAL_ is asserted low to indicate an active low signal. Signals that are not followed by an underscore are asserted when they assume the logic high state. For example, SIGNAL is asserted high to indicate an active high signal.

The asterisk sign "*" is used in this manual to show that a signal is asserted low and that is used on the on the VMEbus backplane. For example, SIGNAL* is asserted to low to indicate an active low signal on the VMEbus backplane.

Object Size Notation

- A byte is an 8-bit object.
- A word is a 16-bit object.
- A doubleword (Dword) is a 32-bit object.
- A quadword is a 64-bit (8 byte) object.
- A Kword is 1024 16-bit words.

Numeric Notation

- Hexadecimal numbers are denoted by the prefix ∂x (for example, 0x04).
- Binary numbers are denoted by the prefix *0b* (for example, 0b010).
- Registers that have multiple iterations are denoted by {x..y} in their names; where x is first register and address, and y is the last register and address. For example, REG{0..1} indicates there are two versions of the register at different addresses: REG0 and REG1.

Symbols



This symbol indicates a basic design concept or information considered helpful.



This symbol indicates important configuration information or suggestions.



This symbol indicates procedures or operating levels that may result in misuse or damage to the device.

Document Status Information

- Advance Contains information that is subject to change, and is available once prototypes are released to customers.
- Preliminary Contains information about a product that is near production-ready, and is revised as required.
- Formal Contains information about a final, customer-ready product, and is available once the product is released to production.

Revision History

May 12, 2010, Formal

This document fixed a number of minor typographical errors. No technical changes were made.

October 2009, Formal

This document was rebranded as IDT. No technical changes were made.

June 2009, Formal

There have been changes throughout the manual.

August 2007, Formal

There have been numerous edits throughout the manual. The formatting of the document has also been updated.

November 2002, Formal

This document information applies to both the Universe IIB and the Universe IID devices. The Universe IID is recommended for all new designs. For more information about the two devices, see the *Universe IID/IIB Differences Summary*.

The following chapter was updated for the release of this manual:

"Reliability Prediction" on page 355

October 2002, Formal

This document information applies to both the Universe IIB and the Universe IID devices. The Universe IID is recommended for all new designs. For more information about the two devices, see the *Universe IID/IIB Differences Summary*.

There was an erratum found in the 361 DBGA package drawing.

1. Functional Overview

This chapter outlines the functionality of the Universe II. This chapter discusses the following topics:

- "Overview" on page 17
- "VMEbus Interface" on page 22
- "PCI Bus Interface" on page 22
- "Interrupter and Interrupt Handler" on page 23
- "DMA Controller" on page 24

1.1 Overview

The IDT Universe II is the industry's leading high performance PCI-to-VMEbus interconnect. Universe II is fully compliant with the VME64 bus standard, and tailored for the next-generation of advanced PCI processors and peripherals. With a zero-wait state implementation, multi-beat transactions, and support for bus-parking, Universe II provides high performance on the PCI bus.

The Universe II eases development of multi-master, multi-processor architectures on VMEbus and PCI bus systems. The device is ideally suited for CPU boards functioning as both master and slave in the VMEbus system, and that require access to PCI systems. Bridging is accomplished through a decoupled architecture with independent FIFOs for inbound, outbound, and DMA traffic. With this architecture, throughput is maximized without sacrificing bandwidth on either bus.

With the Universe II, you know that as your system becomes more complex, you have proven silicon that continues to provide everything you need in a PCI-to-VME bridge.




Figure 1: Universe II Block Diagram

IEEE1149.1 Boundary Scan

1.1.1 Universe II Features

The Universe II has the following features:

- Industry-proven, high performance 64-bit VMEbus interconnect
- Fully compliant, 32-bit or 64-bit, 33 MHz PCI bus interconnect
- Integral FIFOs for write posting to maximize bandwidth utilization
- Programmable DMA controller with Linked-List mode (Scatter/Gather) support
- Flexible interrupt logic
- Sustained transfer rates up to 60-70 Mbytes/s
- Extensive suite of VMEbus address and data transfer modes
- Automatic initialization for slave-only applications
- Flexible register set, programmable from both the PCI bus and VMEbus ports
- Full VMEbus system controller
- Support for RMWs, ADOH, PCI LOCK_ cycles, and semaphores

- Commercial, industrial, and extended temperature variants
- IEEE 1149.1 JTAG
- Available packaging:
 - 35mm x 35mm, 313-contact plastic BGA (PBGA) package

1.1.2 Universe II Benefits

The Universe II offers the following benefits to designers:

- Industry proven device
- · Reliable customer support with experience in hundreds of customer designs

1.1.3 Universe II Typical Applications

The Universe II is targeted at today's technology demands, such as the following:

- Single-board computers
- Telecommunications equipment
- Test equipment
- Command and control systems
- Factory automation equipment
- Medical equipment
- Military
- Aerospace

1.1.3.1 Typical Application Example: Single Board Computers

The Universe II is widely used on VME-based Single Board Computers (SBC) that employ PCI as their local bus and VME as the backplane bus, as shown in the accompanying diagram. These SBC cards support a variety of applications including telecom, datacom, medical, industrial, and military equipment.

The Universe II high performance architecture seamlessly bridges the PCI and VME busses, and is the VME industry's standard for single board computer interconnect device.




Figure 2: Universe II In Single Board Computer Application

1.2 Main Interfaces

The Universe II has two main interfaces: the PCI Bus Interface and the VMEbus Interface. Each of the interfaces, VMEbus and PCI bus, there are three functionally distinct modules: master module, slave module, and interrupt module. These modules are connected to the different functional channels operating in the

Universe II. The device had the following channels:

- VMEbus Slave Channel
- PCI Bus Target Channel
- DMA Channel
- · Interrupt Channel
- · Register Channel

Figure 3 shows the Universe II in terms of the different modules and channels.

DMA Channel PCI Bus **VMEbus** DMA bidirectional FIFO Interface Interface VMEbus Slave Channel PCI VME posted writes FIFO Master Slave prefetch read FIFO coupled read PCI Bus Slave Channel PCI PCI posted writes FIFO VME **VMEbus** Slave Master BUS coupled read logic Interrupt Channel PCI VME Interrupt Handler Interrupts Interrupts Interrupter Register Channel Mailbox Registers

Figure 3: Universe II Data Flow Diagram

1.2.1 VMEbus Interface

The VME Interface is a VME64 Specification compliant interface.

1.2.1.1 Universe II as VMEbus Slave

The Universe II VMEbus Slave Channel accepts all of the addressing and data transfer modes documented in the *VME64 Specification* - except A64 and those intended to augment 3U applications. Incoming write transactions from the VMEbus can be treated as either coupled or posted, depending upon the programming of the VMEbus slave image (see "VME Slave Image Programming" on page 67). With posted write transactions, data is written to a Posted Write Receive FIFO (RXFIFO), and the VMEbus master receives data acknowledgment from the Universe II. Write data is transferred to the PCI resource from the RXFIFO without the involvement of the initiating VMEbus master (see "Posted Writes" on page 33 for a full explanation of this operation). With a coupled cycle, the VMEbus master only receives data acknowledgment when the transaction is complete on the PCI bus. This means that the VMEbus is unavailable to other masters while the PCI bus transaction is executed.

Read transactions may be either prefetched or coupled. A prefetched read is initiated when a VMEbus master requests a block read transaction (BLT or MBLT) and this mode is enabled. When the Universe II receives the block read request, it begins to fill its Read Data FIFO (RDFIFO) using burst transactions from the PCI resource. The initiating VMEbus master then acquires its block read data from the RDFIFO instead of directly from the PCI resources.



As VMEbus slave, the Universe II does not assert RETRY* as a termination of the transaction.

1.2.1.2 Universe II as VMEbus Master

The Universe II becomes VMEbus master when the VMEbus Master Interface is internally requested by the PCI Bus Target Channel, the DMA Channel, or the Interrupt Channel. The Interrupt Channel always has priority over the other two channels. Several mechanisms are available to configure the relative priority that the PCI Bus Target Channel and DMA Channel have over ownership of the VMEbus Master Interface.

The Universe II's VMEbus Master Interface generates all of the addressing and data transfer modes documented in the *VME64 Specification* - except A64 and those intended to augment 3U applications. The Universe II is also compatible with all VMEbus modules conforming to pre-VME64 specifications.

As VMEbus master, the Universe II supports Read-Modify-Write (RMW), and Address-Only-with-Handshake (ADOH) but does not accept RETRY* as a termination from the VMEbus slave. The ADOH cycle is used to implement the VMEbus Lock command allowing a PCI master to lock VMEbus resources.

1.2.2 PCI Bus Interface

The PCI Interface is a PCI 2.1 Specification compliant interface

1.2.2.1 Universe II as PCI Target

Read transactions from the PCI bus are always processed as coupled transactions. Write transactions can be either coupled or posted, depending upon the setting of the PCI bus target image (see "PCI Bus Target Images" on page 70). With a posted write transaction, write data is written to a Posted Write Transmit FIFO (TXFIFO) and the PCI bus master receives data acknowledgment from the Universe II with zero wait-states. Meanwhile, the Universe II obtains the VMEbus and writes the data to the VMEbus resource independent of the initiating PCI master (see "Posted Writes" on page 60 for a full description of this operation).

The Universe II has a Special Cycle Generator that enables PCI masters to perform RMW and ADOH cycles. The Special Cycle Generator must be used in combination with a VMEbus ownership function to guarantee PCI masters exclusive access to VMEbus resources over several VMEbus transactions (see "Special Cycle Generator" on page 61 and "Using the VOWN bit" on page 64 for a full description of this functionality).

1.2.2.2 Universe II as PCI Master

The Universe II becomes PCI master when the PCI Master Interface is internally requested by the VMEbus Slave Channel or the DMA Channel. There are mechanisms provided which allow the user to configure the relative priority of the VMEbus Slave Channel and the DMA Channel.

1.2.3 Interrupter and Interrupt Handler

The Universe II has both interrupt generation and interrupt handling capability.

1.2.3.1 Interrupter

The Universe II Interrupt Channel provides a flexible scheme to map interrupts to the PCI bus or VMEbus Interface. Interrupts are generated from hardware or software sources (see "Interrupt Generation" on page 111 and "Interrupt Handling" on page 116 for a full description of hardware and software sources). Interrupt sources can be mapped to any of the PCI bus or VMEbus interrupt output pins. Interrupt sources mapped to VMEbus interrupts are generated on the VMEbus interrupt output pins VIRQ_ [7:1]. When a software and hardware source are assigned to the same VIRQ_ pin, the software source always has higher priority.

Interrupt sources mapped to PCI bus interrupts are generated on one of the INT_[7:0] pins. To be fully PCI compliant, all interrupt sources must be routed to a single INT_pin.

For VMEbus interrupt outputs, the Universe II interrupter supplies an 8-bit STATUS/ID to a VMEbus interrupt handler during the IACK cycle. The interrupter also generates an internal interrupt in this situation if the SW_IACK bit, in the PCI Interrupt Status (LINT_STAT) register, is set to 1 (see "VMEbus Interrupt Generation" on page 113).

Interrupts mapped to PCI bus outputs are serviced by the PCI interrupt controller. The CPU determines which interrupt sources are active by reading an interrupt status register in the Universe II. The source negates its interrupt when it has been serviced by the CPU (see "PCI Interrupt Generation" on page 111).

1.2.3.2 VMEbus Interrupt Handling

A VMEbus interrupt triggers the Universe II to generate a normal VMEbus IACK cycle and generate the specified interrupt output. When the IACK cycle is complete, the Universe II releases the VMEbus and the interrupt vector is read by the PCI resource servicing the interrupt output. Software interrupts are ROAK, while hardware, and internal interrupts are RORA.

1.2.4 DMA Controller

The Universe II has an internal DMA controller for high performance data transfer between the PCI and VMEbus. DMA operations between the source and destination bus are decoupled through the use of a single bidirectional FIFO (DMAFIFO). Parameters for the DMA transfer are software configurable in the Universe II registers (see "DMA Controller" on page 85).

The principal mechanism for DMA transfers is the same for operations in either direction (PCI-to-VMEbus, or VMEbus-to-PCI), only the relative identity of the source and destination bus changes. In a DMA transfer, the Universe II gains control of the source bus and reads data into its DMAFIFO. Following specific rules of DMAFIFO operation (see "FIFO Operation and Bus Ownership" on page 101), it then acquires the destination bus and writes data from its DMAFIFO.

The DMA controller can be programmed to perform multiple blocks of transfers using linked-list mode. The DMA works through the transfers in the linked-list following pointers at the end of each linked-list entry. Linked-list operation is initiated through a pointer in an internal Universe II register, but the linked-list itself resides in PCI bus memory.

2. VMEbus Interface

This chapter explains the operation of the VMEbus Interface. This chapter discusses the following topics:

- "VMEbus Requester" on page 25
- "Universe II as VMEbus Master" on page 28
- "Universe II as VMEbus Slave" on page 32
- "VMEbus Configuration" on page 41
- "Automatic Slot Identification" on page 42
- "System Clock Driver" on page 44

2.1 Overview

The VMEbus Interface incorporates all operations associated with the VMEbus. This includes master and slave functions, VMEbus configuration and system controller functions.

2.2 VMEbus Requester

There are different channels in the Universe II which require the use of the VMEbus. They are referred to as VMEbus requesters and are described in the following sections.

2.2.1 Internal Arbitration for VMEbus Requests

Different internal channels within the Universe II require use of the VMEbus: the Interrupt Channel, the PCI Target Channel, and the DMA Channel. These three channels do not directly request the VMEbus, instead they compete internally for ownership of the VMEbus Master Interface.

2.2.1.1 Interrupt Channel

The Interrupt Channel always has the highest priority for access to the VMEbus Master Interface (see Figure 3 on page 21). The DMA and PCI Target Channel requests are handled in a fair manner. The channel awarded VMEbus mastership maintains ownership of the VMEbus until it is has completed the transaction. The definition of a complete transaction for each channel is in "VMEbus Release" on page 27.

The Interrupt Channel requests the VMEbus master when it detects an enabled VMEbus interrupt line asserted and must run an interrupt acknowledge cycle to acquire the STATUS/ID.