



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



CCPD-575 Model
5×7.5 mm SMD, 3.3V, LVPECL

CCPD-575 5×7.5mm SMD Ultra-Low Phase Noise LVPECL Clock Oscillator



Model CCPD-575 has an industry leading phase noise for an LVPECL oscillator. The noise floor is typically @ -162 dBc/Hz! This is at least 15 dB lower phase noise than most LVPECL oscillators on the market today. Close-in phase noise is also excellent @ -90 dBc/Hz for the 100 MHz variant. This overall ultra-low phase noise translates to a typical phase jitter of 65 fs RMS (12 kHz to 20 MHz) at 156.250 MHz.



5×7.5mm SMD

Applications:

**Digital Video
SONET/SDH/DWDM
Storage Area Networks
Broadband Access
Ethernet, Gigabit Ethernet**

Rev: S
Date: 18-Jan-2017
Page 1 of 4

CCPD-575 5×7.5mm SMD Ultra-Low Phase Noise LVPECL Clock Oscillator

CCPD-575 Model
5×7.5 mm SMD, 3.3V, LVPECL


Frequency Range:	50.000 MHz to 156.250 MHz*
Frequency Stability Options:	±20ppm, ±25ppm, ±50ppm
Operating Temperature Range:	-40°C to +85°C
Storage Temperature Range:	-45°C to 90°C
Input Voltage:	3.3V ± 0.3V
Input Current:	80mA Typical, 88mA Max
Output:	Differential LVPECL
Symmetry:	40/60% Max @ zero crossing point
Rise/Fall Time:	300 ps Max (20% to 80%)
Logic Terminated to Vdd-2V into 50 Ω:	
Output Low Voltage:	"0"=1.37 Min, 1.74 Max
Output High Voltage:	"1"=2.05 Min, 2.54 Max
Disable Time:	200 ns Max
Enable Time:	200 ms Max
Phase Jitter: 12kHz~20MHz	65 fs RMS Typical @ 156.250 MHz
Phase Noise: (See Plot Below)	
Sub-harmonics:	None
Aging:	<3ppm 1 st year, <1ppm every year thereafter

*Standard Frequencies (MHz)
80.000
100.000
122.880
125.000
156.250



Part Number Example: CCPD-575X-20-100.000 3.3V, -40/85°C, ±20ppm, 100.000 MHz

100.000 MHz LVPECL 3.3V



Rev: S
Date: 18-Jan-2017
Page 2 of 4


Specifications subject to change without notice.

CCPD-575 5×7.5mm SMD Ultra-Low Phase Noise LVPECL Clock Oscillator


CCPD-575 Model
5×7.5 mm SMD, 3.3V, LVPECL



122.880 MHz LVPECL 3.3V



156.250 MHz LVPECL 3.3V



Rev: S
Date: 18-Jan-2017
Page 3 of 4

CCPD-575 5×7.5mm SMD

Ultra-Low Phase Noise


LVPECL Clock Oscillator




CCPD-575 Model
5×7.5 mm SMD, 3.3V, LVPECL

Mechanical:	
Shock:	MIL-STD-883, Method 2002, Condition B
Solderability:	MIL-STD-883, Method 2003
Vibration:	MIL-STD-883, Method 2007, Condition A
Solvent Resistance:	MIL-STD-202, Method 215
Resistance to Soldering Heat:	MIL-STD-202, Method 210, Condition I or J
Environmental:	
Thermal Shock:	MIL-STD-883, Method 1011, Condition A
Moisture Resistance:	MIL-STD-883, Method 1004

RECOMMENDED REFLOW SOLDERING PROFILE



NOTE: Reflow Profile with 240°C peak also acceptable.





Dimensions inches (mm)
All dimensions are Max unless otherwise specified.



Enable/Disable	
Function pin 1	Output pin
Open or N/C "1" level 2.0V Min "0" level 0.8V Max	Active Active High Z

Denotes pad 1
TT=Tolerance YYWW=Date Code XX=Lot Code

SUGGESTED PAD LAYOUT



PIN	Connection
1	Enable/Disable
2	N/C
3	GND
4	Output
5	Comp Output
6	Vcc

Rev: S
Date: 18-Jan-2017
Page 4 of 4