## imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



October 1987 Revised March 2002

FAIRCHILD

SEMICONDUCTOR TM

## CD4046BC Micropower Phase-Locked Loop

### **General Description**

The CD4046BC micropower phase-locked loop (PLL) consists of a low power, linear, voltage-controlled oscillator (VCO), a source follower, a zener diode, and two phase comparators. The two phase comparators have a common signal input and a common comparator input. The signal input can be directly coupled for a large voltage signal, or capacitively coupled to the self-biasing amplifier at the signal input for a small voltage signal.

Phase comparator I, an exclusive OR gate, provides a digital error signal (phase comp. I Out) and maintains 90° phase shifts at the VCO center frequency. Between signal input and comparator input (both at 50% duty cycle), it may lock onto the signal input frequencies that are close to harmonics of the VCO center frequency.

Phase comparator II is an edge-controlled digital memory network. It provides a digital error signal (phase comp. II Out) and lock-in signal (phase pulses) to indicate a locked condition and maintains a  $0^{\circ}$  phase shift between signal input and comparator input.

The linear voltage-controlled oscillator (VCO) produces an output signal (VCO Out) whose frequency is determined by the voltage at the VCO<sub>IN</sub> input, and the capacitor and resistors connected to pin C1<sub>A</sub>, C1<sub>B</sub>, R1 and R2.

The source follower output of the VCO\_{IN} (demodulator Out) is used with an external resistor of 10 k $\Omega$  or more.

The INHIBIT input, when high, disables the VCO and source follower to minimize standby power consumption. The zener diode is provided for power supply regulation, if necessary.

#### Features

- Wide supply voltage range: 3.0V to 18V
- Low dynamic power consumption: 70  $\mu$ W (typ.) at f<sub>o</sub> = 10 kHz, V<sub>DD</sub> = 5V
- VCO frequency: 1.3 MHz (typ.) at V<sub>DD</sub> = 10V
- Low frequency drift: 0.06%/°C at V<sub>DD</sub> = 10V with temperature
- High VCO linearity: 1% (typ.)

#### **Applications**

- FM demodulator and modulator
- Frequency synthesis and multiplication
- Frequency discrimination
- Data synchronization and conditioning
- Voltage-to-frequency conversion


Package Description

- Tone decoding
- FSK modulation
- Motor speed control

## Ordering Code: Order Number Package Number

order Number	Fackage Nulliber	Package Description
CD4046BCM	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
CD4046BCN	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
D		

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.



## Absolute Maximum Ratings(Note 1)

(Note 2)	
DC Supply Voltage (V <sub>DD</sub> )	-0.5 to +18 V <sub>DC</sub>
Input Voltage (V <sub>IN</sub> )	–0.5 to V_DD +0.5 V_DC
Storage Temperature Range (T <sub>S</sub> )	$-65^{\circ}C$ to $+150^{\circ}C$
Power Dissipation (P <sub>D</sub> )	
Dual-In-Line	700 mW
Small Outline	500 mW
Lead Temperature (TL)	
(Soldering, 10 seconds)	260°C

## Recommended Operating Conditions (Note 2)

DC Supply Voltage (V<sub>DD</sub>)

Input Voltage (V<sub>IN</sub>)

3 to 15 V<sub>DC</sub> 0 to V<sub>DD</sub> V<sub>DC</sub> CD4046BC

safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of "Recom-

mended Operating Conditions" and "Electrical Characteristics" provides conditions for actual device operation.

Note 2:  $V_{SS} = 0V$  unless otherwise specified.

#### DC Electrical Characteristics (Note 2) -55°C +25°C +125°C Conditions Units Symbol Parameter Min Max Min Max Min Тур Max $Pin 5 = V_{DD,} Pin 14 = V_{DD,}$ $I_{DD}$ Quiescent Device Current Pin 3, 9 = V<sub>SS</sub> $V_{DD} = 5V$ 5 0.005 5 150 $V_{DD} = 10V$ 10 0.01 10 300 μΑ $V_{DD} = 15V$ 20 0.015 20 600 $Pin \ 5 = V_{DD}, \ Pin \ 14 = Open,$ Pin 3, 9 = V<sub>SS</sub> $V_{DD} = 5V$ 45 5 35 185 $V_{DD} = 10V$ 450 20 350 650 μA 1500 $V_{DD} = 15V$ 1200 900 50 $V_{DD} = 5V$ V<sub>OL</sub> LOW Level Output Voltage 0.05 0 0.05 0.05 $V_{DD} = 10V$ 0.05 0 0.05 0.05 ٧ $V_{DD} = 15V$ 0.05 0 0.05 0.05 HIGH Level Output Voltage V<sub>OH</sub> $V_{DD} = 5V$ 4.95 4.95 5 4.95 $V_{DD} = 10V$ 9.95 9.95 10 9.95 v $V_{DD} = 15V$ 14.95 14.95 15 14.95 VIL LOW Level Input Voltage $V_{DD} = 5V, \, V_O = 0.5V \text{ or } 4.5V$ 2.25 1.5 1.5 1.5 Comparator and Signal In $V_{DD} = 10V, V_O = 1V \text{ or } 9V$ 3.0 4.5 3.0 3.0 v $V_{DD} = 15V, V_O = 1.5V \text{ or } 13.5V$ 6.25 4.0 4.0 4.0 $V_{DD} = 5V, V_O = 0.5V \text{ or } 4.5V$ $V_{\text{IH}}$ HIGH Level Input Voltage 3.5 3.5 2.75 3.5 Comparator and Signal In $V_{DD} = 10V, V_{O} = 1V \text{ or } 9V$ 7.0 7.0 5.5 7.0 ٧ V<sub>DD</sub> = 15V, V<sub>O</sub> = 1.5V or 13.5V 11.0 11.0 8.25 11.0 LOW Level Output Current $V_{DD}=5V,\,V_O=0.4V$ $I_{OL}$ 0.64 0.51 0.88 0.36 $V_{DD} = 10V, V_O = 0.5V$ (Note 4) 1.6 13 2.25 09 mΑ $V_{DD} = 15V, V_O = 1.5V$ 4.2 3.4 8.8 2.4 $V_{DD} = 5V, V_{O} = 4.6V$ HIGH Level Output Current -0.64 -0.88 -0.36 I<sub>OH</sub> -0.51 (Note 4) $V_{DD} = 10V, V_{O} = 9.5V$ -1.6 -1.3 -2.25 -0.9 mA $V_{DD} = 15V, V_O = 13.5V$ -4.2 -3.4 -8.8 -2.4 All Inputs Except Signal Input Input Current $I_{\rm IN}$ $V_{DD} = 15V, V_{IN} = 0V$ -0.1 -10<sup>-5</sup> -0.1 -1.0 μA 10<sup>-5</sup> $V_{DD} = 15V, V_{IN} = 15V$ 0.1 0.1 1.0 CIN Input Capacitance Any Input (Note 3) 7.5 pF $f_0 = 10 \text{ kHz}, \text{ R1} = 1 \text{ M}\Omega,$ PT Total Power Dissipation $R2=\infty,\quad VCO_{IN}=V_{CC}/2$ $V_{DD} = 5V$ 0.07 $V_{DD} = 10V$ 0.6 mW $V_{DD} = 15V$ 2.4 Note 3: Capacitance is guaranteed by periodic testing.


Note 4:  $I_{OH}$  and  $I_{OL}$  are tested one output at a time.


Symbol	C, C <sub>L</sub> = 50 pF Parameter	Conditions	Min	Тур	Max	Ur
VCO SECT				.,,,		•
I <sub>DD</sub>	Operating Current	$f_0 = 10 \text{ kHz}, \text{ R1} = 1 \text{ M}\Omega,$				
55		$R2 = \infty$ , $VCO_{IN} = V_{CC}/2$				
		$V_{DD} = 5V$		20		
		$V_{DD} = 10V$		90		μ
		$V_{DD} = 15V$		200		
f <sub>MAX</sub>	Maximum Operating Frequency	$C1 = 50 \text{ pF}, \text{ R1} = 10 \text{ k}\Omega,$				
		$R2 = \infty,  VCO_{IN} = V_{DD}$				
		$V_{DD} = 5V$	0.4	0.8		
		$V_{DD} = 10V$	0.6	1.2		М
		$V_{DD} = 15V$	1.0	1.6		
	Linearity	$\text{VCO}_{\text{IN}} = 2.5\text{V} \pm 0.3\text{V},$				
		$R1 \ge 10 \text{ k}\Omega, \text{ V}_{DD} = 5 \text{V}$		1		
		$VCO_{IN} = 5V \pm 2.5V,$				
		$R1 \geq 400 \ k\Omega, \ V_{DD} = 10V$		1		
		$VCO_{IN} = 7.5V \pm 5V,$				
		$R1 \geq 1 \ M\Omega, \ V_{DD} = 15V$		1		
	Temperature-Frequency Stability	%/°C < 5c1/f. V <sub>DD</sub>				
	No Frequency Offset, $f_{MIN} = 0$	R2 = ∞				
		$V_{DD} = 5V$		0.12-0.24		
		$V_{DD} = 10V$		0.04-0.08		%
	Fraguency Offact (	$V_{DD} = 15V$		0.015-0.03		
	Frequency Offset, $f_{MIN} \neq 0$	$V_{DD} = 5V$ $V_{DD} = 10V$		0.06-0.12 0.05-0.1		%
		$V_{DD} = 10V$ $V_{DD} = 15V$		0.03-0.06		/0
VCOIN	Input Resistance	$V_{DD} = 5V$		10 <sup>6</sup>		
1001		$V_{DD} = 10V$		10 <sup>6</sup>		N
		$V_{DD} = 15V$		10 <sup>6</sup>		
VCO	Output Duty Cycle	$V_{DD} = 5V$		50		
		$V_{DD} = 10V$		50		
		$V_{DD} = 15V$		50		
t <sub>THL</sub>	VCO Output Transition Time	$V_{DD} = 5V$		90	200	r
t <sub>THL</sub>		$V_{DD} = 10V$		50	100	
		$V_{DD} = 15V$		45	80	r
PHASE CO	MPARATORS SECTION					
R <sub>IN</sub>	Input Resistance					
	Signal Input	$V_{DD} = 5V$	1	3		1
		$V_{DD} = 10V$	0.2	0.7		1
		$V_{DD} = 15V$	0.1	0.3		N
	Comparator Input	$V_{DD} = 5V$		10 <sup>6</sup>		
		$V_{DD} = 10V$		10 <sup>6</sup> 10 <sup>6</sup>		
	AC Coupled Signal Input Voltage	$V_{DD} = 15V$		10°		
	AC-Coupled Signal Input Voltage Sensitivity	C <sub>SERIES</sub> = 1000 pF f = 50 kHz				1
		$V_{DD} = 5V$		200	400	1
		$V_{DD} = 5V$ $V_{DD} = 10V$		200 400	400 800	m
		$V_{DD} = 10V$ $V_{DD} = 15V$		700	1400	
DEMODUI	ATOR OUTPUT	.00 - 101		, 30	1400	I

Symbol	Parameter	Conditions	Min	Тур	Max	Units
VCO <sub>IN</sub> -	Offset Voltage	$RS \ge 10 \ k\Omega, \ V_{DD} = 5V$		1.50	2.2	
V <sub>DEM</sub>		$RS \geq 10 \ k\Omega, \ V_{DD} = 10V$		1.50	2.2	V
		$RS \geq 50 \ k\Omega, \ V_{DD} = 15V$		1.50	2.2	
	Linearity	RS ≥ 50 kΩ				
		$\text{VCO}_{\text{IN}} = 2.5\text{V} \pm 0.3\text{V},  \text{V}_{\text{DD}} = 5\text{V}$		0.1		
		$VCO_{IN}=5V\pm2.5V,~V_{DD}=10V$		0.6		%
		$VCO_{IN}=7.5V\pm5V,V_{DD}=15V$		0.8		
ZENER DIO	DDE					•
VZ	Zener Diode Voltage	I <sub>Z</sub> = 50 μA	6.3	7.0	7.7	V
R <sub>7</sub>	Zener Dynamic Resistance	$I_{Z} = 1 \text{ mA}$		100		Ω


Note 5: AC Parameters are guaranteed by DC correlated testing.


## **Phase Comparator State Diagrams**







CD4046BC








8





## **Design Information**

This information is a guide for approximating the value of external components for the CD4046B in a phase-locked-loop system. The selected external components must be within the following ranges: R1, R2  $\geq$  10 k $\Omega$ , R<sub>S</sub>  $\geq$  10 k $\Omega$ , C1  $\geq$  50 pF.

In addition to the given design information, refer to Figure 5, Figure 6, Figure 7 for R1, R2 and C1 component selections.

# CD4046BC

Using Phase	Comparator I	Using Phase Comparator II			
VCO Without Offset	VCO With Offset	VCO Without Offset	VCO With Offset		
<b>R2</b> = ∞		<b>R2</b> = ∞			
MAX f <sub>0</sub> f <sub>0</sub> f <sub>0</sub> VDD <sup>2</sup> VDD VCO IMPUT VOLTAGE		Чмах 1, 21, мми Удр/2 Удр УСО INPUT VOL IAGE			
VCO in PLL sv	stem will adjust	VCO in PLL svs	tem will adjust to		
-		lowest operating frequency, f <sub>min</sub>			
to center in			g frequency, i <sub>min</sub>		
	-				
	2 IL = I <sup>U</sup>	nax <sup>—</sup> 'min			
$H_{1} = H_{2} = C^{2}$	$2  f_{\rm C} \approx \frac{1}{\pi} \sqrt{\frac{2  \pi  f_{\rm L}}{\tau  1}}$				
	For 2 f <sub>C</sub> , see Ref.	$f_{C} = f_{L}$			
90° at center frequen	cy (f <sub>o</sub> ), approximating	Always 0° in lock			
$0^{\circ}$ and $180^{\circ}$ at ends of lock range (2 f <sub>L</sub> )					
Ye	es	N	lo		
Hi	ah	Lo	DW .		
	9				
	VCO Without Offset R2 = $\infty$ MAX $R2 = \infty$ Max $r_{0}$ $r_{$	$\mathbf{R2} = \infty$ $\mathbf{R3} = \infty$ $\mathbf{R3} = \infty$ $\mathbf{R3} = \infty$ $\mathbf{R3} = \infty$ $\mathbf{R4} = \infty$ $R4$	VCO Without Offset R2 = $\infty$ VCO With Offset R2 = $\infty$ VCO Without Offset R2 = $\infty$ Imax		

# **CD4046BC**

## Design Information (Continued)

	Using Phase	Comparator I	Using Phase Comparator II		
Characteristics	VCO Without Offset	VCO With Offset	VCO Without Offset	VCO With Offset	
	<b>R2</b> = ∞		<b>R2</b> = ∞		
VCO Component	Given: f <sub>o</sub> .	Given: fo and fL.	Given: f <sub>max</sub> .	Given: f <sub>min</sub> and f <sub>max</sub> .	
Selection	Use f <sub>o</sub> with	Calculate f <sub>min</sub>	Calculate fo from	Use f <sub>min</sub> with	
	Figure 5 to	from the equation	the equation	Figure 6 to	
	determine R1 and C1.	$f_{min} = f_o - f_L.$	$f_0 = \frac{f_{max}}{2}$ .	to determine R2 and C1.	
		Use f <sub>min</sub> with Figure 6 to determine R2 and C1.		Calculate <u>f<sub>max</sub></u> f <sub>min</sub>	
			Use f <sub>o</sub> with Figure 5 to		
		Calculate	determine R1 and C1.	Use	
		f <u>max</u> <sup>f</sup> min		f <u>max</u> f <sub>min</sub> with Figure 7	
		from the equation		to determine ratio	
		$\frac{f_{max}}{f_{min}} = \frac{f_0 + f_L}{f_0 - f_L}. \label{eq:fmax}$ Use		R2/R1 to obtain R1.	
		<u>fmax</u> f <sub>min</sub> with Figure 7			
		to determine ratio R2/			
		R1 to obtain R1.			

### References

G.S. Moschytz, "Miniaturized RC Filters Using Phase-Locked Loop", BSTJ, May, 1965. Floyd Gardner, "Phaselock Techniques", John Wiley & Sons, 1966.

