imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



CD4538BC Dual Precision Monostable

FAIRCHILD

SEMICONDUCTOR

CD4538BC Dual Precision Monostable

General Description

The CD4538BC is a dual, precision monostable multivibrator with independent trigger and reset controls. The device is retriggerable and resettable, and the control inputs are internally latched. Two trigger inputs are provided to allow either rising or falling edge triggering. The reset inputs are active LOW and prevent triggering while active. Precise control of output pulse-width has been achieved using linear CMOS techniques. The pulse duration and accuracy are determined by external components R_X and C_X . The device does not allow the timing capacitor to discharge through the timing pin on power-down condition. For this reason, no external protection resistor is required in series with the timing pin. Input protection from static discharge is provided on all pins.


Features


- Wide supply voltage range: 3.0V to 15V
- High noise immunity: 0.45 V_{CC} (typ.)
- Low power TTL compatibility:
- Fan out of 2 driving 74L or 1 driving 74LS New formula:
- PW_{OUT} = RC (PW in seconds, R in Ohms, C in Farads)
- \blacksquare ±1.0% pulse-width variation from part to part (typ.)
- Wide pulse-width range: 1 µs to ∞
- Separate latched reset inputs
- Symmetrical output sink and source capability
- Low standby current: 5 nA (typ.) @ 5 V_{DC}
- Pin compatible to CD4528BC


Ordering Code:

Order Number	Package Number	Package Description
CD4538BCM	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
CD4538BCWM	M16B	16-Lead Small Outline Intergrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
CD4538BCN	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.







Trigger Operation

The block diagram of the CD4538BC is shown in Figure 1, with circuit operation following.

As shown in Figure 1 and Figure 2, before an input trigger occurs, the monostable is in the quiescent state with the Q output low, and the timing capacitor C_{X} completely charged to V_{DD} . When the trigger input A goes from V_{SS} to V_{DD} (while inputs B and C_{D} are held to $V_{DD})$ a valid trigger is recognized, which turns on comparator C1 and N-Channel transistor N1⁽¹⁾. At the same time the output latch is set. With transistor N1 on, the capacitor $C_{\boldsymbol{X}}$ rapidly discharges toward V_{SS} until V_{REF1} is reached. At this point the output of comparator C1 changes state and transistor N1 turns off. Comparator C1 then turns off while at the same time comparator C2 turns on. With transistor N1 off, the capacitor CX begins to charge through the timing resistor, R_X, toward V_{DD}. When the voltage across C_X equals V_{REF2}, comparator C2 changes state causing the output latch to reset (Q goes low) while at the same time disabling comparator C2. This ends the timing cycle with the monostable in the quiescent state, waiting for the next trigger.

A valid trigger is also recognized when trigger input B goes from V_{DD} to V_{SS} (while input A is at V_{SS} and input C_D is at V_{DD})⁽²⁾.

It should be noted that in the quiescent state C_X is fully charged to $V_{DD},$ causing the current through resistor R_X to be zero. Both comparators are "off" with the total device current due only to reverse junction leakages. An added feature of the CD4538BC is that the output latch is set via the input trigger without regard to the capacitor voltage. Thus, propagation delay from trigger to Q is independent of the value of $C_X,\,R_X,\,$ or the duty cycle of the input waveform.


Retrigger Operation

The CD4538BC is retriggered if a valid trigger occurs⁽³⁾ followed by another valid trigger⁽⁴⁾ before the Q output has returned to the quiescent (zero) state. Any retrigger, after the timing node voltage at pin 2 or 14 has begun to rise from V_{REF1}, but has not yet reached V_{REF2}, will cause an increase in output pulse width T. When a valid retrigger is initiated⁽⁴⁾, the voltage at T2 will again drop to V_{REF1} before progressing along the RC charging curve toward V_{DD}. The Q output will remain high until time T, after the last valid retrigger.

Reset Operation

The CD4538BC may be reset during the generation of the output pulse. In the reset mode of operation, an input pulse on C_D sets the reset latch and causes the capacitor to be fast charged to V_{DD} by turning on transistor Q1⁽⁵⁾. When the voltage on the capacitor reaches V_{REF2}, the reset latch will clear and then be ready to accept another pulse. If the C_D input is held low, any trigger inputs that occur will be inhibited and the Q and \overline{Q} outputs of the output latch will not change. Since the Q output is reset when an input low level is detected on the C_D input, the output pulse T can be made significantly shorter than the minimum pulse width specification.

CD4538BC



Absolute Maximum Ratings(Note 1)

	•
(Note 2)	
DC Supply Voltage (V _{DD})	-0.5 to $+18$ V _{DC}
Input Voltage (V _{IN})	–0.5V to V_{DD} + 0.5 V_{DC}
Storage Temperature Range (T_S)	-65°C to +150°C
Power Dissipation (P _D)	
Dual-In-Line	700 mW
Small Outline	500 mW
Lead Temperature (T _L)	
(Soldering, 10 seconds)	260°C

Recommended Operating Conditions (Note 2)

DC Supply Voltage (V_{DD})

Input Voltage (VIN)

3 to 15 V_{DC} 0 to V_{DD} V_{DC}

 $-55^{\circ}C$ to $+125^{\circ}C$ Operating Temperature Range (T_A)

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed, they are not meant to imply that the devices should be operated at these limits. The tables of "Recommended Operating Conditions" and "Electrical Characteristics" provide con-

ditions for actual device operation. Note 2: $V_{SS} = 0V$ unless otherwise specified.


CD4538BC

DC Electrical Characteristics (Note 2)


Symbol	Parameter	Conditions	–55°C		+25°C			+125°C		Units
Symbol		Conditions	Min	Max	Min	Тур	Max	Min	Max	Units
I _{DD}	Quiescent	$V_{DD} = 5V$ $V_{IH} = V_{DD}$		20		0.005	5		150	
	Device Current	$V_{DD} = 10V$ $V_{IL} = V_{SS}$		40		0.010	10		300	μA
		V _{DD} = 15V All Outputs Open		80		0.015	20		600	
V _{OL}	LOW Level	$V_{DD} = 5V \qquad I_O < 1 \ \mu A$		0.05		0	0.05		0.05	
	Output Voltage	$V_{DD} = 10V \qquad V_{IH} = V_{DD}, \ V_{IL} = V_{SS}$		0.05		0	0.05		0.05	V
		$V_{DD} = 15V$		0.05		0	0.05		0.05	
V _{OH}	HIGH Level	$V_{DD} = 5V$ $ I_O < 1 \ \mu A$	4.95		4.95	5		4.95		
	Output Voltage	$V_{DD} = 10V \qquad V_{IH} = V_{DD}, \ V_{IL} = V_{SS}$	9.95		9.95	10		9.95		V
		$V_{DD} = 15V$	14.95		14.95	15		14.95		
VIL	LOW Level	I _O < 1 μA								
	Input Voltage	$V_{DD} = 5V, \ V_O = 0.5V \ or \ 4.5V$		1.5		2.25	1.5		1.5	
		$V_{DD} = 10V, V_O = 1.0V \text{ or } 9.0V$		3.0		4.50	3.0		3.0	V
		$V_{DD} = 15V, V_O = 1.5V \text{ or } 13.5V$		4.0		6.75	4.0		4.0	
V _{IH}	HIGH Level	I _O < 1 μA								
	Input Voltage	$V_{DD} = 5V, \ V_O = 0.5V \ or \ 4.5V$	3.5		3.5	2.75		3.5		
		$V_{DD}=10V,V_O=1.0V$ or $9.0V$	7.0		7.0	5.50		7.0		V
		$V_{DD} = 15V, V_O = 1.5V \text{ or } 13.5V$	11.0		11.0	8.25		11.0		
I _{OL}	LOW Level	$V_{DD} = 5V, \ V_O = 0.4V \qquad V_{IH} = V_{DD}$	0.64		0.51	0.88		0.36		
	Output Current	$V_{DD}=10V,V_O=0.5V \qquad V_{IL}=V_{SS}$	1.6		1.3	2.25		0.9		mA
	(Note 3)	$V_D = 15V, \ V_O = 1.5V$	4.2		3.4	8.8		2.4		
I _{OH}	HIGH Level	$V_{DD} = 5V, V_{O} = 4.6V$	-0.6		-0.51	-0.88		-0.36		
	Output Current	$V_{DD}=10V,V_O=9.5V \qquad V_{IL}=V_{SS}$	-1.6		-1.3	-2.25		-0.9		mA
	(Note 3)	$V_D = 15V, V_O = 13.5V$	-4.2		-3.4	-8.8		-2.4		
I _{IN}	Input Current,	$V_{DD} = 15V, V_{IN} = 0V \text{ or } 15V$		±0.02		±10 ⁻⁵	±0.05		±0.5	μA
	Pin 2 or 14									
I _{IN}	Input Current	$V_{DD} = 15V$, $V_{IN} = 0V$ or $15V$		±0.1		±10 ⁻⁵	±0.1		±1.0	μA
	Other Inputs									

Note 3: I_{OH} and I_{OL} are tested one output at a time.

Parameter Dutput Transition Time Propagation Delay Time	$V_{DD} = 5V$ $V_{DD} = 10V$ $V_{DD} = 15V$ Trigger Operation— A or B to Q or \overline{Q}			Typ 100 50	200	
ropagation Delay Time	V _{DD} = 10V V _{DD} = 15V Trigger Operation—				100	
ropagation Delay Time	Trigger Operation—				100	
Propagation Delay Time				40	80	
	A or B to Q or \overline{Q}					
	$V_{DD} = 5V$			300	600	
	$V_{DD} = 10V$			150	300	
	$V_{DD} = 15V$			100	220	
	Reset Operation-					
	C_D to Q or \overline{Q}					
	$V_{DD} = 5V$			250	500	
	$V_{DD} = 10V$			125	250	
	$V_{DD} = 15V$			95	190	
Inimum Input Pulse Width	$V_{DD} = 5V$			35	70	
A, B, or C _D	$V_{DD} = 10V$			30	60	
	$V_{DD} = 15V$			25	50	
/inimum Retrigger Time	$V_{DD} = 5V$				0	
	$V_{DD} = 10V$			0	0	
					0	
nput Capacitance						
	Other Inputs			5	7.5	
Dutput Pulse Width (Q or \overline{Q})	$R_X = 100 \ k\Omega$	$V_{DD} = 5V$	208	226	244	
Note: For Typical Distribution,	$C_X=0.002\;\mu\text{F}$	$V_{DD} = 10V$	211	230	248	
ee Figure 6)		$V_{DD} = 15V$	216	235	254	
	~					
	$C_X = 0.1 \ \mu F$					
	~					
	C _X = 10.0 μF					
	-		0.91		1.07	
Pulse Width Match between						
Circuits in the Same Package						
		$V_{DD} = 15V$		±1		
			5.0	1	(Nata E)	
•					· ,	
ers are guaranteed by DC correlated			0		NO LIMIT	
	A, B, or C _D Alinimum Retrigger Time Apput Capacitance Dutput Pulse Width (Q or Q) Note: For Typical Distribution, ee Figure 6) Detween Package D0 kΩ Detemation Sector Action Comparison Com	$V_{DD} = 15V$ Reset Operation— C_D to Q or \overline{Q} $V_{DD} = 5V$ $V_{DD} = 10V$ $V_{DD} = 15V$ finimum Input Pulse Width $A, B, \text{ or } C_D$ $V_{DD} = 15V$ finimum Retrigger Time $V_{DD} = 5V$ $V_{DD} = 10V$ $V_{DD} = 15V$ finimum Retrigger Time $V_{DD} = 5V$ $V_{DD} = 10V$ $V_{DD} = 15V$ $V_{DD} = 10V$ $V_{DD} = 15V$ $V_{DD} = 10V$ $V_{DD} = 15V$ Ray = 100 kΩ $C_X = 0.02 \mu\text{F}$ Ray = 100 kΩ $C_X = 0.02 \mu\text{F}$ Ray = 100 kΩ $C_X = 0.1 \mu\text{F}$ Ray = 100 kΩ $C_X = 0.1 \mu\text{F}$ Determent Package $D0 k\Omega$ Package $D0 k\Omega$ Pa	$V_{DD} = 15V$ Reset Operation— $C_{D} to Q \text{ or }\overline{Q}$ $V_{DD} = 5V$ $V_{DD} = 10V$ $V_{DD} = 15V$ finimum Input Pulse Width $V_{DD} = 5V$ $V_{DD} = 10V$ $V_{DD} = 15V$ finimum Retrigger Time $V_{DD} = 5V$ $V_{DD} = 10V$ $V_{DD} = 15V$ finimum Retrigger Time $V_{DD} = 5V$ $V_{DD} = 10V$ $V_{DD} = 15V$ Note: For Typical Distribution, ee Figure 6) $R_{X} = 100 \text{ k}\Omega$ $V_{DD} = 5V$ $V_{DD} = 15V$ $R_{X} = 100 \text{ k}\Omega$ $V_{DD} = 5V$ $V_{DD} = 15V$ $R_{X} = 100 \text{ k}\Omega$ $V_{DD} = 5V$ $V_{DD} = 15V$ $R_{X} = 100 \text{ k}\Omega$ $V_{DD} = 5V$ $V_{DD} = 15V$ $R_{X} = 100 \text{ k}\Omega$ $V_{DD} = 5V$ $V_{DD} = 15V$ $R_{X} = 100 \text{ k}\Omega$ $V_{DD} = 5V$ $V_{DD} = 15V$ $R_{X} = 100 \text{ k}\Omega$ $V_{DD} = 5V$ $V_{DD} = 15V$ $R_{X} = 100 \text{ k}\Omega$ $V_{DD} = 5V$ $C_{X} = 0.1 \ \mu\text{F}$ $V_{DD} = 15V$ $V_{DD} = 10V$ $V_{DD} = 15V$ $V_{DD} = 10V$	$\begin{array}{c c} V_{DD} = 15V \\ Reset Operation \\ C_{D} to Q or \overline{Q} \\ V_{DD} = 5V \\ V_{DD} = 10V \\ V_{DD} = 15V \\ \end{array}$ $\begin{array}{c c} Inimum Input Pulse Width \\ V_{DD} = 5V \\ V_{DD} = 10V \\ V_{DD} = 15V \\ \end{array}$ $\begin{array}{c c} V_{DD} = 10V \\ V_{DD} = 15V \\ \hline V_{DD} = 10V \\ V_{DD} = 15V \\ \hline V_{DD} = 15V \\ \hline V_{DD} = 10V \\ V_{DD} = 15V \\ \hline V_{DD} = 10V \\ \hline V_{DD} = 15V \\ \hline V_{DD} = 15V \\ \hline V_{DD} = 10V \\ \hline V_{DD} = 15V \\ \hline V_{DD} = 15V \\ \hline V_{DD} = 10V \\ \hline V_{DD} = 15V \\ \hline V_{DD} = 10V \\ \hline V_{DD} = 15V \\ \hline V_{DD} = 15V \\ \hline V_{DD} = 10V \\ \hline V_{DD} = 15V \\ \hline V_{DD} = 15V$	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $




CD4538BC




www.fairchildsemi.com

8



CD4538BC



www.fairchildsemi.com

10

