imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





CDB8422

Evaluation Board for CS8422

Features

- ♦ IEC-60958, AES3/EBU, S/PDIF Inputs
 - Single-Ended Inputs via Optical and RCA Input Jacks
 - Differential Inputs via XLR Input Jack
- S/PDIF Outputs
 - Optical and RCA Output Jacks
 - CS8406 Digital Audio Transmitter
- I/O Stake Headers
 - External Control Port Accessibility
 - External Serial Audio I/O Accessibility
- ♦ 3.3 V Logic Interface
- Powered by Single External Power Supply or PC USB Port Connection
- H/W Control via DIP Switches
- FlexGUI S/W Control Windows[®] Compatible
 Pre-Defined & User-Configurable Scripts

Description

Using the CDB8422 evaluation board is an ideal way to evaluate the CS8422. Use of the board requires a digital signal source, an analyzer, and a power supply. A Windows PC-compatible computer is also required if using software mode to configure the CDB8422.

S/PDIF and AES3/EBU input connections are made via RCA phono, optical, or XLR connectors to the CS8422. S/PDIF output connections are made via RCA phono or optical connectors from the CS8406 (S/PDIF Tx). System timing can be provided by a S/PDIF or AES3/EBU input signal, by the CS8422 with supplied master clock, or by an I/O stake header with a DSP connected.

The provided Windows-based software GUI makes configuring the CDB8422 easy. The software communicates through the PC's USB port to configure the board so that all features of the CS8422 can be evaluated. The board may also be configured without a PC connection by using hardware switches; however, not all configurations of the CDB8422 are possible in hardware mode.

ORDERING INFORMATION

CDB8422

Evaluation Board







TABLE OF CONTENTS

1. SYSTEM OVERVIEW	4
1.1 Power	4
1.2 Grounding and Power Supply Decoupling	4
1.3 FPGA	4
1.4 CS8422	4
1.5 CS8406 Digital Audio Transmitter	5
1.6 CS8422 XTI Sources	5
1.7 I/O Stake Headers	5
1.8 S/PDIF and AES3/EBU Inputs	5
2. SOFTWARE MODE	6
2.1 Quick Start Guide	6
2.2 Configuration Options	7
2.2.1 S/PDIF In to S/PDIF and PCM Out	7
2.2.2 AES3/EBU In to S/PDIF and PCM Out	8
2.2.3 PCM In to S/PDIF and PCM Out	9
2.2.4 TDM In to TDM Out	10
2.3 Software Mode Control	11
2.3.1 CS8422 Main Setup Tab	12
2.3.2 CS8422 Receiver Controls and Status Tab	13
2.3.3 CS8422 Interrupt Controls and Status Tab	14
2.3.4 FPGA Controls Tab	15
2.3.5 Register Maps Tab	16
2.4 FPGA Register Quick Reference	17
2.5 FPGA Register Descriptions	17
2.5.1 Code Revision ID (Address 01h) - Read Only	17
2.5.2 MCLK Control (Address 02h)	17
2.5.2.1 SAO2 HDR MCLK Source (SAO2_Mclk)	17
2.5.2.2 SAO1 HDR and CS8406 MCLK Source (SAO1_Mclk)	17
2.5.2.3 AUX MCLK Source (AUX_Mclk)	18
2.5.2.4 CS8422 Reset Pin (DUT_RST)	18
2.5.3 Subclock Control (Address 03h)	
2.5.3.1 TDM Header Subclock Source (TDM_SEL)	
2.5.3.2 SAI Subclock Source (SAI_MS)	18
2.5.3.3 SAO2 Subclock Source (SAO2_MS)	19
2.5.3.4 SAO1 Subclock Source (SAO1_MS)	19
2.5.4 CS8406 Control 1 (Address 04h)	19
2.5.4.1 OMCK/ILRCK Ratio (HWCK)	19
2.5.4.2 Validity Bit (VBIT_IN)	19
2.5.4.3 User Data (UBIT_IN)	20
2.5.4.4 TCBL (TCBL)	20
2.5.4.5 C BIT (CBIT_INT)	
2.5.4.6 Interface Format (SFMT)	20
2.5.5 CS8406 Control 2 (Address 05h)	21
2.5.5.1 CS8406 Reset Pin (8406_RST)	21
2.5.5.2 AUDIO Bit (AUDIOb)	21
3. HARDWARE MODE	
3.1 Quick Start Guide	
3.2 Contiguration Options	23
3.2.1 AES3/EBU In to S/PDIF and PCM Out	
3.2.2 IDM In to IDM Out	
3.3 Hardware Mode Control	
4. SYSTEM CONNECTIONS	



CDB8422

5. JUMPER SETTINGS	29
6. LEDS	
7. CDB8422 BLOCK DIAGRAM	30
8. CDB8422 SCHEMATICS	31
9. CDB8422 LAYOUT	43
10. REVISION HISTORY	46

LIST OF FIGURES

Figure 1.Software Mode Quick Start Guide	6
Figure 2.S/PDIF In to S/PDIF and PCM Out	7
Figure 3.AES3/EBU In to S/PDIF and PCM Out	8
Figure 4.PCM In to S/PDIF and PCM Out	9
Figure 5.TDM In to TDM Out	10
Figure 6.CS8422 Main Setup Tab	12
Figure 7.CS8422 Receiver Controls and Status Tab	13
Figure 8.CS8422 Interrupt Controls and Status Tab	14
Figure 9.FPGA Controls Tab	15
Figure 10.Register Maps Tab - CS8422	16
Figure 11.Hardware Mode Quick Start Guide	22
Figure 12.AES3/EBU In to S/PDIF and PCM Out	23
Figure 13.TDM In to TDM Out	24
Figure 14.Block Diagram	30
Figure 15.CS8422 & XTI (Schematic Sheet 1)	31
Figure 16.RX Inputs (Schematic Sheet 2)	32
Figure 17.PCM Input Header (Schematic Sheet 3)	33
Figure 18.HW Mode Control (Schematic Sheet 4)	34
Figure 19.FPGA (Schematic Sheet 5)	35
Figure 20.MCLK Routing (Schematic Sheet 6)	36
Figure 21.Serial Audio 1 Output Header (Schematic Sheet 7)	37
Figure 22.Serial Audio 2 Output Header (Schematic Sheet 8)	38
Figure 23.TDM Header (Schematic Sheet 9)	39
Figure 24.CS8406 and Auxiliary TX (Schematic Sheet 10)	40
Figure 25.USB and MCU (Schematic Sheet 11)	41
Figure 26.Power (Schematic Sheet 12)	42
Figure 27.Silk Screen	43
Figure 28.Top-Side Layer	44
Figure 29.Bottom-Side Layer	45

LIST OF TABLES

Table 1. Switch Settings - AES3/EBU In to S/PDIF and PCM Out	
Table 2. Switch Settings - TDM In to TDM Out	
Table 3. S3 Settings	
Table 4. S4 Settings	
Table 5. S7 Settings	
Table 6. System Connections	
Table 7. Jumper Settings	
Table 8. LEDs	
	-



1. SYSTEM OVERVIEW

The CDB8422 platform provides S/PDIF and AES3/EBU digital interfaces to the CS8422 and allows for external DSP and I²C[®] or SPITM control port interconnects. On-board voltage regulators are provided so that a single external power supply of +5 V can be used to provide power for the CDB8422. Optionally, the evaluation board may be powered from a USB connection, which also serves as an interface to a PC. The CDB8422 is configured in software mode using Cirrus Logic's Windows-compatible FlexGUI software to read/write to device registers. In hardware mode, the evaluation board is configured using several DIP switches.

This section describes the various components on the CDB8422 and how they are used. The two following sections (Section 2 and Section 3) provide details on operating the CDB8422 in software and hardware mode, respectively. Both sections begin with a simplified quick connect guide provided for user convenience which can be used to set up the board quickly with the CS8422 in its startup default configuration. Next, descriptions are given for several useful configuration options in which the board can be used. Then, complete configuration details for each mode are described. Section 4, Section 5, and Section 6 provide a description of all stake headers, connectors, and LEDs on the board, including the default factory settings for all jumpers. The CDB8422 schematic and layout set is shown in Figures 15 through 29.

1.1 Power

Power and ground is supplied to the evaluation board via binding posts J2 and J3 (respectively) or the USB connection J37. Jumper J20 allows the user to select the power source (see Section 5 for details). The voltage connected to the binding posts should be +5 V. An on-board voltage regulator provides +3.3 V for the CS8422's VA, VL, and V_REG supplies. All voltage inputs are referenced to ground using the black binding post J3.

1.2 Grounding and Power Supply Decoupling

The CDB8422 demonstrates the optimal power supply and grounding arrangements for the CS8422. Figure 14 provides an overview of the connections to the CS8422. Figure 27 shows the component placement, Figure 28 shows the top layout, and Figure 29 shows the bottom layout. Power supply decoupling capacitors are located as close as possible to the CS8422. Extensive use of ground plane fill helps reduce radiated noise.

1.3 FPGA

The FPGA controls digital signal routing between the CS8422, the CS8406, and the I/O stake headers. It also provides routing control of the system master clock from an on-board canned oscillator, an on-board crystal oscillator, and the CS8422. The FPGA configures the CDB8422 in hardware mode and routes serial control signals from the micro controller to the CS8422 in software mode. The Cirrus FlexGUI software provides full control of the FPGA's routing and configuration options, see Section 2.3, Section 2.4, and Section 2.5 for details. A subset of the FPGA's options are accessible in hardware mode using DIP switches, see Section 3.3 for details.

1.4 CS8422

A complete description of the CS8422 can be found in the CS8422 product data sheet.

When the evaluation board is connected to a PC via the USB connector, the CS8422 is placed in software mode and is configured using the Cirrus FlexGUI. The device configuration registers are accessible via the "Register Maps" tab of the Cirrus FlexGUI software. This tab provides low-level control of each bit. For easier configuration, additional tabs provide high-level control. Section 2.3 provides configuration details.



When the evaluation board is not connected to a PC, the CS8422 is placed in hardware mode and is configured using DIP switches. Certain switch settings require a board reset to take affect, see Section 3.3 for more information.

1.5 CS8406 Digital Audio Transmitter

A complete description of the CS8406 transmitter and a discussion of the digital audio interface can be found in the CS8406 data sheet.

The CS8406 converts the output PCM data stream from the CS8422 into S/PDIF data that is output to the optical (J28) and RCA (J27) connectors. In software mode, device configuration pins are controlled by using the "FPGA Controls" tab of the Cirrus FlexGUI software, see Section 2.3 for details.

1.6 CS8422 XTI Sources

The CS8422 XTI clock source is selected by jumper J23. The clock signal may be provided by the socketed on-board canned oscillator (Y1), socketed on-board parallel resonant crystal (Y2), or input serial header J22. The oscillator and crystal are mounted in pin sockets, allowing for easy removal and replacement. The device footprint on the board for Y1 will only accommodate half-can-sized oscillators. Section 5 describes which jumper position selects each clock source.

1.7 I/O Stake Headers

The evaluation board has been designed to allow interfacing with external systems via several serial port headers and a control port header (J26). The input serial port header (J22) provides access to the input serial audio port of the CS8422. The output serial port headers provide access to both output serial audio port 1 (J24) and output serial audio port 2 (J25) of the CS8422. All three serial port headers can be placed in master or slave mode with respect to the CS8422. The TDM input header (J30) allows TDM data to be input from another system into the CS8422.

The control port header provides bidirectional access to the I²C or SPI control port signals by simply removing all the shunts from the "PC Control" position. The user may then connect a ribbon cable connector to the "External Connection" pins for external control of board functions. A single row of "GND" pins is provided to maintain signal ground integrity. Two unpopulated pull-up resistors are also available should the user choose to use the CDB8422 logic supply (VL) externally.

1.8 S/PDIF and AES3/EBU Inputs

The CDB8422 allows for both S/PDIF and AES3/EBU input signals to be connected to the CS8422. Four pairs of optical and RCA connectors are provided to connect single-ended S/PDIF signals to the four receiver ports on the CS8422. A single XLR connector is provided to connect a differential AES3/EBU signal to either of the two differential receiver ports on the CS8422.

Figure 16 illustrates how the S/PDIF and AES3/EBU inputs are connected and routed. Table 7 details the associated jumper selections. The CS8422 data sheet specifies the maximum allowed input voltage levels.

Note that, as a result of signal attenuation resulting from PCB parasitics, the input S/PDIF signal amplitude at the receiver input pins of the CS8422 may be lower than at the input connectors. See the CS8422 data sheet for the minimum signal amplitude required at the receiver input pins of the CS8422.



2. SOFTWARE MODE

Connecting a USB port cable from a PC to the USB connector (J37) on the CDB8422 and launching the provided graphical user interface (Cirrus Logic FlexGUI) software enables one to use the board in software mode. The GUI for the CDB8422 allows the user to configure the CS8422 and FPGA registers via the on-board I²C or SPI control bus.

2.1 Quick Start Guide

Figure 1 below is a simplified quick start up guide made for user convenience. The user may choose from steps 8 through 13 depending on the desired measurement. Refer to Section 2.2 for details on how the various components on the board interface with each other in different board configurations. Refer to Section 2.3 for descriptions on control settings in the Cirrus FlexGUI software.



Figure 1. Software Mode Quick Start Guide



2.2 Configuration Options

In software mode, to configure the CDB8422 for making performance measurements, one needs to use Cirrus Logic's Windows compatible FlexGUI software to program the various components on the board. This section serves to give a deeper understanding of the on-board circuitry and the digital clock and data signal routing involved in several common software mode configurations of the CDB8422. These scripts only serve as a starting point; after loading a script, the GUI can be further configured as needed (clock ratios, serial formats, etc).

2.2.1 S/PDIF In to S/PDIF and PCM Out

The CS8422's S/PDIF receiver and SRC output performance can be tested by loading the "**SPDIF In to SPDIF and PCM Out**" quick setup file provided with the software package. The script configures the digital clock and data signal routing on the board as shown in Figure 2.

Digital S/PDIF input can be provided on the optical (J1) or RCA (J7) jacks. Jumper J4 selects which input signal is connected to the RX0 pin of the CS8422. The script configures the CS8422's internal circuitry to send the input audio data through its SRC to serial output port 1. This data is presented as PCM audio at header J24 and S/PDIF audio at J27 (coaxial) and J28 (optical). The input data is also passed through (SRC is bypassed) to serial output port 2. This data is presented as PCM audio at header J25. Refer to Section 2.3 for details on software configuration.



Figure 2. S/PDIF In to S/PDIF and PCM Out



2.2.2 AES3/EBU In to S/PDIF and PCM Out

The CS8422's AES3/EBU receiver and SRC output performance can be tested by loading the "**AES3 In to SPDIF and PCM Out**" quick setup file provided with the software package. The script configures the digital clock and data signal routing on the board as shown in Figure 3.

Digital AES3/EBU input is provided by the XLR jack J19 to the RXP0 and RXN0 pins of the CS8422. The script configures the CS8422's internal circuitry to send the input audio data through its SRC to serial output port 1. This data is presented as PCM audio at header J24 and S/PDIF audio at J27 (coaxial) and J28 (optical). The input data is also passed through (SRC is bypassed) to serial output port 2. This data is presented as PCM audio at header J23 for details on software configuration.



Figure 3. AES3/EBU In to S/PDIF and PCM Out



2.2.3 PCM In to S/PDIF and PCM Out

The CS8422's serial input port and SRC output performance can be tested by loading the "**PCM In to SPDIF and PCM Out**" quick setup file provided with the software package. The script configures the digital clock and data signal routing on the board as shown in Figure 4.

PCM audio input is provided by the PCM input header J22. The jumper position on J23 may be changed to use the MCLK signal from J22 for the CS8422's XTI signal. The script configures the CS8422's internal circuitry to send the input audio data through its SRC to serial output port 1. This data is presented as PCM audio at header J24 and S/PDIF audio at J27 (coaxial) and J28 (optical). The input data is also passed through (SRC is bypassed) to serial output port 2. This data is presented as PCM audio at header J25. Refer to Section 2.3 for details on software configuration.



Figure 4. PCM In to S/PDIF and PCM Out



2.2.4 TDM In to TDM Out

The CS8422's TDM output performance can be tested by loading the **"TDM In to TDM Out"** quick setup file provided with the software package. The script configures the digital clock and data signal routing on the board as shown in Figure 5.

TDM audio input data is provided by the TDM input header J30. The LRCK and SCLK signals located at header J30 should be used to clock in the input TDM data. Optionally, digital S/PDIF input can be provided on the optical (J1) or RCA (J7) jacks. Jumper J4 selects which input signal is connected to the RX0 pin of the CS8422. The script configures the CS8422's internal circuitry to multiplex the TDM input and S/PDIF input data together and send the output data to serial output port 1. This data is presented as TDM audio at header J24. The S/PDIF input data is also passed through (not multiplexed) to serial output port 2. This data is presented as PCM audio at header J25. Refer to Section 2.3 for details on software configuration.



Figure 5. TDM In to TDM Out



2.3 Software Mode Control

The CDB8422 may be used with the Microsoft[®] Windows[®]-based FlexGUI graphical user interface, allowing software control of the CS8422 and FPGA registers. The latest control software may be downloaded from www.cirrus.com/msasoftware. Step-by-step instructions for setting up the FlexGUI are provided as follows:

- 1. Download and install the FlexGUI software as instructed on the Website.
- 2. Connect the CDB to the host PC using a USB cable (make sure pin 1 and pin 2 of J20 are shunted).
- 3. Launch the Cirrus FlexGUI. Once the GUI is launched successfully, all registers are set to their default reset state.
- 4. Refresh the GUI by clicking on the "Update All Devices" button. *The default state of all registers are now visible.*

For standard set-up:

- 5. Set up the CS8422 in the "CS8422 Main Setup", "CS8422 Receiver Controls and Status", and "CS8422 Interrupt Controls and Status" tabs as desired.
- 6. Set up the FPGA and CS8406 in the "FPGA Controls" tab as desired.
- 7. Begin evaluating the CS8422.

For quick set-up, the CDB8422 may, alternatively, be configured by loading a predefined sample script file:

File	Options Help	
S	ave Board Registers	
R	estore Board Registers	eceiver Co
E	xit	-

- 8. On the File menu, click "Restore Board Registers..."
- 9. Browse to Boards\CDB8422\Scripts\.
- 10. Choose any one of the provided scripts to begin evaluation.

To create personal scripts files:



- 11. On the File menu, click "Save Board Registers..."
- 12. Enter any name that sufficiently describes the created setup.
- 13. Choose the desired location and save the script.
- 14. To load this script, follow the instructions from step 8 above.



2.3.1 CS8422 Main Setup Tab

The "CS8422 Main Setup" tab provides high-level control of the serial port related registers within the CS8422. A description of each control group is outlined below. See the CS8422 data sheet for complete register descriptions.

RMCK Control - Configures the CS8422's RMCK source and behavior.

SAI Control - Configures the serial audio input port of the CS8422.

SAO1 and SAO2 Control - Configures the two serial audio output ports of the CS8422.

SRC Control - Configures the CS8422's sample rate converter (SRC).

GPO Control - Specifies the signals located on each of the four GPO pins of the CS8422.

TDM Control - Enables TDM Mode on either serial audio output port of the CS8422.

Quick Setup - Loads register settings for preset configurations of the CDB8422, see Section 2.2.

Miscellaneous Controls - Controls the power-down bit of CS8422, resets to return either the CS8422 or CDB8422 to default setup, and an update button to read all registers and reflect the current values in the GUI.

Cirrus FlexGUI System DEMO MODE			
<u>File Options H</u> elp			
CS8422 Main Setup CS8422 Receiver Controls a	nd Status CS8422 Interrupt Controls and	Status FPGA Controls Register Maps	1
RMCK Control RMCK always equals XTI No RMCK equals XTI if PLL is Unlocked No FSI Source used to derive RMCK RMCK from AES3 data RMCK Ratio to above FSI 64xFSI SRC Control	SAI Control Master/Slave Select Slave Mode Interface Format LeftJustified up to 24-bit MCLK Source in Master Mode XTI-XTO MCLK/ILRCK Ratio in Master Mode MCLK/64 ISCLK/ILRCK Ratio in Master Mode (see datasheet) ILBCK:x88 or ILBCK:x64	SA01 Control Master/Slave Select Slave Mode Interface Format Left-Justified SDOUT1 Resolution 24-bit Data Source for SDOUT1 SRC OSCLK1/OLRCK1 Ratio in Master Mode (see datasheet) DI BCK1x48 or OI BCK1x64	SA02 Control Master/Slave Select Slave Mode Interface Format Left-Justified SD0UT2 Resolution 24-bit Data Source for SD0UT2 SRC OSCLK2/0LRCK2 Ratio in Master Mode (see datasheet) DI BCK2x88 or DI BCK2x84
MCLK Source in Master Mode for SAOx connected to SRC XTI-XTO MCLK/OLRCKx Ratio in Master Mode for SAOx connected to SRC	GPO Control	Mute SDDUT1 Not Muted	Mute SDOUT2 Not Muted
MCLK Source for SRC MCLK Source for SRC XTI-XTO SRC MCLK Divider (XTI-XTO only) XTI-XTO not divided Data Source for SRC SAI SDIN	GPO 1 GND GPO 2 GND GPO 3 GND	Quick Setup	CS8422 Reset Pin Low (In Reset)
Soft Mute/Unmute on SRC Unlock/Lock			

Figure 6. CS8422 Main Setup Tab



2.3.2 CS8422 Receiver Controls and Status Tab

The "CS8422 Receiver Controls and Status" tab provides high-level control of the CS8422's S/PDIF receiver register settings. A description of each group is outlined below. See the CS8422 data sheet for complete register descriptions.

Receiver Input Control - Configures the CS8422's receiver input pins and mux.

Receiver Data Control - Configures the CS8422's receiver data processing.

Receiver Error Unmasking - Configures the CS8422's receiver error unmasking.

Receiver Error - Shows the status for the CS8422's unmasked receiver errors.

Receiver Channel Status - Shows the status bits for the CS8422's selected receiver channel.

Receiver Status - Shows CS8422's receiver errors occurring within last input data block.

Receiver Format Detect Status - Shows the data format detected on the CS8422's receiver.

Update CS8422 - Reads all registers in the CS8422 and reflects the current values in the GUI.

Cirrus FlexGUI System DEMO MODE	
<u>File Options Help</u>	
CS8422 Main Setup CS8422 Receiver Controls and Status CS8422 Interrupt Controls and Status FPGA Controls Register Maps	
Receiver Input Control Input Pin Mode - Single Ended or Differential Input Pin Type - Digital or Analog Channel Status (16h) Input Pin Mode - Single Ended or Differential Input Pin Type - Digital or Analog Channel Status (11h) and Receiver Sampling Rate updater Input Pin Connected to Receiver Input Pin Connected to GPO TX Input Pin Connected to GPO TX RX0 or RXP0/N0 RX0 or RXP0/N0 Input Pin Connected to GPO TX Receiver Data Control PLL locked from receiver Biphase error in last data b	ł a block lock
Channel A status is used on both channels to not truncate data by 0.AUX bits No No Image: Channel A No Image: Channel A No Image: Channel A No Image: Channel A Image: Channel A	k
Receiver Error Unmasking (0Eh) Receiver Error (13h) Receiver Channel Status (11h) Format Detect Status (12h)	
Unmask V Valid v Read status from channel A v Not Dectected V Not Dectected	
Unmask QCRC Unmask CONF QCRC CONF Block Format Generation EC61937 HD_CD No Error No Error No Error No Error Ts or higher Not Dectected Not Dectected Not Dectected	
Unmask CCRC Unmask BIP CCRC BIP Copyright Pre-emphasis DTS_LD Digital Silence Vo Error No Error No Error No Error Yes Yes Not Dectected Not Dectected Not Dectected Not Dectected	
Unmask UNLOCK Unmask PAR	
Update CS8422	

Figure 7. CS8422 Receiver Controls and Status Tab



2.3.3 CS8422 Interrupt Controls and Status Tab

The "CS8422 Interrupt Controls and Status" tab provides high-level control of the CS8422's interrupt pin register settings. A description of each control group is outlined below. See the CS8422 data sheet for complete register descriptions.

INT Pin Control - Controls the CS8422's INT pin polarity and modes.

Interrupt Error Unmasking - Controls the CS8422's interrupt error unmasking to affect the INT pin.

Interrupt Status - Shows the status of CS8422's unmasked interrupt errors.

Update CS8422 - Reads all registers in the CS8422 and reflects the current values in the GUI.

Cirrus FlexGUI System DEMO MODE		
File Options Help	Law . CS2422 Tatare int Controls and Status January .	
CS8422 Main Setup CS8422 Receiver Controls and	Status CS8422 Interrupt Controls and Status FPGA Controls	s Register Maps
INT Pin Control	Interrupt Error Unmasking (OFh)	errupt Status (14h) CH RERR
Active High	Unmask PCCH Unmask RERR	Error 💌 No Error 💌
INT Pin Mode for RERR Error	Unmask OSLIP Unmask QCH	
Rising Edge Active	Unmask DETC Unmask FCH DE	TC FCH
INT Pin Mode for SRC_UNLOCK Error	Upmask CCH Upmask SBC UNLOCK CCH	
		Update CS8422

Figure 8. CS8422 Interrupt Controls and Status Tab



2.3.4 FPGA Controls Tab

The "FPGA Controls" tab provides high-level control of the on-board FPGA's register settings. This tab provides controls for MCLK and subclock routing between devices on the CDB8422. Controls for the CS8406 S/PDIF transmitter are also provided. A description of each control group is outlined below.

MCLK Routing - Specifies MCLK source for both serial audio output port headers on the board.

Subclock Routing - Controls bidirectional buffers to determine subclock signal direction between the CS8422 and serial I/O interface headers. Make sure the CS8422 is also configured to properly output subclocks in master mode or receiver subclocks in slave mode for each serial port.

CS8422 Controls - The state of the CS8422 reset pin may be set.

CS8406 Controls - Controls CS8406 settings and reset pin state.

Reset FPGA - Returns the FPGA and CS8422 to their default setup.

Update FPGA - Reads all registers in the FPGA and reflects the current values in the GUI.

Cirrus FlexGUI System DEMO MODE			
<u>File Options Help</u>			
CS8422 Main Setup CS8422 Receiver Controls	and Status CS8422 Interrupt Controls a	and Status FPGA Controls Register Maps	1
MCLK Routing MCLK to SA01 HDR and CS8406 CS8422 RMCK MCLK to SA02 HDR CS8423 BMCK	Subclock Routing SAI Subclock Master HDR J22 SAI Master SAO1 Subclock Master	CS8422 Controls CS8422 Reset Pin Low (In Reset)	CS8406 Controls OMCK/ILRCK Ratio OMCK/256
AUX MCLK Source Y4 Oscillator	SA02 Subclock Master HDR J25 SA02 Master SA0x Subclock to TDM HDR SA02 to TDM HDR		CS8406 Reset Pin Low (In Reset)
			Reset FPGA Update FPGA

Figure 9. FPGA Controls Tab



2.3.5 Register Maps Tab

The Register Maps tabs provide low-level control of the CS8422, FPGA, and GPIO register settings. Register values can be modified bit-wise or byte-wise. "Left-clicking" on a particular register accesses that register and shows its contents at the bottom. The user can change the register contents by using the pushbuttons, by selecting a particular bit and typing in the new bit value, or by selecting the register in the map and typing in a new hex value. The communication mode of the CS8422 (I²C or SPI) may be selected as well. See Section 2.5 for details on each register setting of the FPGA. If the CS8422's configurable I²C address bits (AD1 or AD0) are modified in the GPIO tab, the FPGA and CS8422 will be reset. The CS8422's AD2 bit is always set to zero (GPO2 has no pull-up resistor).

Options Help 8422 Main Setup CS8422 Receiver Controls and Status CS8422 Interrupt Controls and Status FPGA Controls Register Maps CS8422 FPGA GPI0 Image: Controls Controls <th>us Flex</th> <th>GUI Syst</th> <th>tem DE</th> <th>емо мо</th> <th>DDE</th> <th></th>	us Flex	GUI Syst	tem DE	емо мо	DDE													
8422 Main Setup CS8422 Receiver Controls and Status CS8422 Interrupt Controls and Status FPGA Controls Register Maps CS8422 FPGA GPI0 Image: Controls 00 0	Options	Help																
S422 Main Setup CS8422 Receiver Controls and Status CS8422 Interrupt Controls and Status FPGA Controls Register Maps CS8422 FPGA GPI0 00 01 02 03 04 05 06 07 08 09 0A 08 0C 00 0E 0F 00 01 02 03 04 05 06 07 08 09 0A 08 0C 00 0E 0F 00																		
CS8422 FPGA GPI0 00 01 02 03 04 05 06 07 08 09 0A 08 0C 00	58422 Mai	in Setup	CS842	2 Receive	er Contr	ols and S	tatus	CS8422 I	interrupt	t Controls	and Sta	atus FP	GA Cont	rols Re	gister Ma	ps		
CS8422 FPGA GPI0 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0F 10 00																		
0 01 02 03 04 05 06 07 08 09 0A 08 0C 0D 0E 0F 00 <td< td=""><td>CS84</td><td>22 FP</td><td>GA</td><td>GPIO</td><td> </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></td<>	CS84	22 FP	GA	GPIO														
00 02 02 03 04 03 03 04 00 <t< th=""><th></th><th>00</th><th>01</th><th>02</th><th>03</th><th>04</th><th>05</th><th>05</th><th>07</th><th>08</th><th>00</th><th>0.0</th><th>08</th><th>00</th><th>00</th><th>OF</th><th></th><th></th></t<>		00	01	02	03	04	05	05	07	08	00	0.0	08	00	00	OF		
0 0	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
20 00 <td< td=""><td>10</td><td>00</td><td>00</td><td>00</td><td>00</td><td>00</td><td>00</td><td>00</td><td>00</td><td>00</td><td>00</td><td>00</td><td>00</td><td>00</td><td>00</td><td>00</td><td>00</td><td></td></td<>	10	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
30 00 Reg: 00 Test Register Access 00 ▼ CODE5 CODE5 CODE5 CODE5 CODE5 CODE4 CODE1 Colspan="2">Colspan= 2 Grid Legend 00 00 Reset All Update Register 00 Read Only Register Undefined Register I1°C Update Device Update Device Update Device	20	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
Reg: 00 Test Register Access 00 CODEZ CODE3 CODE2 CODE1 CODE0 Grid Legend Comm Mode Select: Reset All Update Register 00 Read/Write Register 00 Read Only Register Undefined Register IPC Update Device	30	00																
Reg: 00 Test Register Access 00 CODE7 CODE6 CODE5 CODE4 CODE3 CODE2 CODE1 CODE0 Grid Legend 00 Reset All Update Register 00 Read Only Register Undefined Register Comm Mode Select: Reset All Update Register 00 Read/Write Register Update Register Update Device Izc Update Device																		
Reg: 00 Test Register Access 00 < CODE7 CODE6 CODE3 CODE2 CODE1 CODE0 Grid Legend 00 Read Only Register Undefined Register IPC Reset All Update Register 00 Read/Write Register 00 Read Only Register Undefined Register IPC Vidate Device																		
Reg: 00 Test Register Access 00 < CODE7 CODE6 CODE4 CODE3 CODE2 CODE1 CODE0 Grid Legend O0 Reset All Update Register 00 Read Only Register Undefined Register Comm Mode Select: Reset All Update Register																		
Reg: 00 Test Register Access 00 < CODEZ CODE5 CODE4 CODE3 CODE1 CODE0 Grid Legend Comm Mode Select: Reset All Update Register 00 Read/Write Register Undefined Register IP2C Update Device																		
Reg: 00 Test Register Access 00 CODE7 CODE6 CODE5 CODE4 CODE3 CODE2 CODE1 CODE0 Grid Legend Comm Mode Select: Reset All Update Register 00 Read/Write Register Undefined Register IPC IPC Update Device																		
Reg: 00 Test Register Access 00 CODE7 CODE6 CODE4 CODE3 CODE2 CODE1 CODE0 Grid Legend Comm Mode Select: Reset All Update Register 00 Read/Write Register Undefined Register I2C Update Device																		
Reg: 00 Test Register Access 00 Image: 00 Test Register Access 00 Image: 00 Test Register Access CODE7 CODE6 CODE4 CODE3 CODE2 CODE0 Grid Legend Comm Mode Select: Reset All Update Register 00 Read/Write Register Indefined Register Image:																		
Reg: 00 Test Register Access 00 CODE7 CODE6 CODE3 CODE2 CODE1 CODE0 Grid Legend Comm Mode Select: Reset All Update Register 00 Image: Comm Mode Select: Reset All Update Register 00 Read/Write Register Undefined Register Image: Comm Mode Select: Reset All Update Register																		
Reg: 00 Test Register Access 00 • CODE7 CODE6 CODE4 CODE3 CODE2 CODE1 CODE0 Grid Legend Comm Mode Select: Reset All Update Register 00 Read/Write Register Indefined Register Indefined Register																		
Reg: 00 Test Register Access 00																		
Reg: 00 Test Register Access 00 CODE7 CODE6 CODE4 CODE3 CODE2 CODE0 Grid Legend Comm Mode Select: Reset All Update Register 00 Read/Write Register 00 Read Only Register Undefined Register Image: Comm Mode Select: Update Register																		
Reg: 00 Test Register Access 00 CODE7 CODE6 CODE3 CODE2 CODE1 CODE0 Grid Legend Comm Mode Select: Reset All Update Register 00 Read/Write Register Undefined Register I2C Update Device																		
Reg: 00 Test Register Access 00 < CODE7 CODE6 CODE4 CODE3 CODE2 CODE1 CODE0 Grid Legend Comm Mode Select: Reset All Update Register 00 Read/Write Register 00 Reset All Update Register																		
Reg: 00 Test Register Access 00 CODEZ CODE6 CODE3 CODE2 CODE1 CODE0 Grid Legend Comm Mode Select: Reset All Update Register 00 Read/Write Register Undefined Register IPC Update Device																		
Reg: 00 Test Register Access 00 • • CODE7 CODE6 CODE3 CODE2 CODE1 CODE0 Grid Legend Comm Mode Select: Reset All Update Register 00 Read/Write Register 00 Reset All Update Register																		
Reg: 00 Test Register Access 00 00 CODE7 CODE6 CODE5 CODE4 CODE3 CODE2 CODE1 CODE0 Grid Legend Comm Mode Select: Reset All Update Register 00 Read/Write Register On Read Only Register Undefined Register IPC Update Device																		
Reg: 00 Test Register Access 00 CODE7 CODE6 CODE3 CODE2 CODE1 CODE0 Grid Legend Comm Mode Select: Reset All Update Register 00 Read/Write Register 00 Read Only Register Undefined Register I2C Update Device																		
Reg: 00 Test Register Access 00 • 00 • • CODE7 CODE6 CODE3 CODE2 CODE1 CODE0 Grid Legend • • Comm Mode Select: Reset All Update Register 00 Read/Write Register • • • • • 00 Read/Write Register • • • • • •	-																	
Image: OD Fest Register Access 00 CODE7 CODE6 CODE5 CODE4 CODE3 CODE2 CODE0 Grid Legend Comm Mode Select: Reset All Update Register 00 Read/Write Register Undefined Register Image: Comm Mode Select: Reset All Update Register	Dor	- 00 Te	act De	adietor	Acco	ce												
CODE7 CODE6 CODE3 CODE3 CODE2 CODE1 CODE0 Grid Legend O0 Read Only Register Undefined Register Comm Mode Select: Reset All Update Register 00 Read /Write Register 00 Reset All Update Register	nei	J. 00 16	saune	sylater	ALLE													
CODEZ CODE6 CODE5 CODE4 CODE3 CODE2 CODE1 CODE0 Grid Legend 00 Read Only Register Undefined Register Comm Mode Select: Reset All Update Register 00 Read/Write Register 00 Read Only Register Undefined Register I2C I2C Update Device																00		
CODE7 CODE6 CODE3 CODE3 CODE2 CODE1 CODE0 Grid Legend Comm Mode Select: Reset All Update Register 00 Read/Write Register Undefined Register I2C I2C Update Device																100	· ·	
Grid Legend O0 Read/Write Register O0 Read Only Register Undefined Register Comm Mode Select: Reset All Update Register Update Device Update Device	·······			CODES	1	CODES		COD	E4	COL	152	1 0	0052	1 .	CODE1	1		
Grid Legend 00 Read Only Register Undefined Register Comm Mode Select: Reset All Update Register Update Device I ² C I	<u></u>			CODE6		CODES		CODI	C ⁴	COL	JED		ODE2	_	CODET		CODEU	
00 Read Only Register Undefined Register I2C Reset All Update Register	-Grid Le	egend —										nm Mode	Colocte					
00 Read/Write Register UU Read Only Register Undefined Register I ² C V Update Device		-gena								_	Co	nin Mode	e Select:		Rese	et All	Update Register	
	00	Read/Writ	te Regis	ter 🕛	Read	Only Re	gister	Un	defined I	Register		I ² C		-				
												• •		_			Update Device	
]	

Figure 10. Register Maps Tab - CS8422



2.4 FPGA Register Quick Reference

Adr	Name	7	6	5	4	3	2	1	0
01h	Rev_ID	RevID7	RevID6	RevID5	RevID4	RevID3	RevID2	RevID1	RevID0
	page 17	х	х	х	х	х	х	х	x
02h	Mclk_Ctl	Reserved	SAO2_Mclk	SAO1_Mclk	AUX_Mclk	Reserved	Reserved	Reserved	DUT_RST
	page 17	0	0	0	0	0	0	0	1
03h	Subclk_Ctl	TDM_SEL	Reserved	SAI_MS1	SAI_MS0	SAO2_MS1	SAO2_MS0	SAO1_MS1	SAO1_MS0
	page 18	0	0	0	0	0	0	0	0
04h	CS8406 Ctl 1	HWCK1	HWCK0	VBIT_IN	UBIT_IN	TCBL	CBIT_INT	SFMT1	SFMT0
	page 19	0	0	0	0	0	0	0	0
05h	CS8406 Ctl 2	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	8406_RST	AUDIOb
	page 21	0	0	0	0	0	0	1	1

This table shows the register names and their associated default values.

2.5 FPGA Register Descriptions

All registers are read/write unless otherwise stated. All "Reserved" bits must maintain their default state.

2.5.1 Code Revision ID (Address 01h) - Read Only

7	6	5	4	3	2	1	0
RevID7	RevID6	RevID5	RevID4	RevID3	RevID2	RevID1	RevID0

Function:

This register identifies the revision of the FPGA code. This register is read-only.

2.5.2 MCLK Control (Address 02h)

7	6	5	4	3	2	1	0
Reserved	SAO2_Mclk	SAO1_Mclk	AUX_Mclk	Reserved	HDR_AD1	HDR_AD0	DUT_RST

2.5.2.1 SAO2 HDR MCLK Source (SAO2_Mclk)

Default = 0

Function:

This bit controls the source of the MCLK signal sent to the SAO2 header J25. If the auxiliary source is used, see Section 2.5.2.3 for options.

SAO2_Mclk Setting	SAO2 HDR MCLK Source
0	CS8422 RMCK.
1	AUX MCLK.

2.5.2.2 SAO1 HDR and CS8406 MCLK Source (SAO1_Mclk)

Default = 0

Function:

This bit controls the source of the MCLK signal sent to the SAO1 header J24 and the CS8406's OMCK pin. If the auxiliary source is used, see Section 2.5.2.3 for options.

SAO1_Mclk Setting	SAO1 HDR and CS8406 MCLK Source
0	CS8422 RMCK.
1	AUX MCLK.



2.5.2.3 AUX MCLK Source (AUX_Mclk)

Default = 0

Function:

This bit controls the source of the auxiliary MCLK signal. If the CS8422's GPO3 pin is selected, the GPO3 pin should be configured to output XTI_OUT (CS8422 register 06h = XFh).

AUX_Mclk Setting	AUX MCLK Source
0	Y4 Canned Oscillator.
1	CS8422 pin 30 (GPO3).

2.5.2.4 CS8422 Reset Pin (DUT_RST)

Default = 1

Function:

This bit controls the state of the CS8422's RST pin.

DUT_RST Setting	CS8422 Reset State	
0	CS8422 in reset.	
1	CS8422 out of reset.	

2.5.3 Subclock Control (Address 03h)

7	6	5	4	3	2	1	0
TDM_SEL	Reserved	SAI_MS1	SAI_MS0	SAO2_MS1	SAO2_MS0	SAO1_MS1	SAO1_MS0

2.5.3.1 TDM Header Subclock Source (TDM_SEL)

Default = 0

Function:

This bit controls the source of the LRCK and SCLK signals sent to the TDM header J30.

TDM_SEL Setting	TDM HDR Subclock Source	
0	CS8422 OLRCK2/OSCLK2.	
1	CS8422 OLRCK1/OSCLK1.	

2.5.3.2 SAI Subclock Source (SAI_MS)

Default = 00

Function:

These bits control the direction of the LRCK and SCLK signals between the SAI header J22 and the CS8422. The CS8422' SAI port should be configured in the appropriate master/slave mode.

SAI_MS Setting	SAI Subclock Source	
00	HDR J22 drives CS8422's ILRCK and ISCLK inputs.	
01	CS8422's ILRCK and ISCLK outputs drive HDR J22.	
10	Reserved.	
11	Reserved.	



2.5.3.3 SAO2 Subclock Source (SAO2_MS)

Default = 00

Function:

These bits control the direction of the LRCK and SCLK signals between the SAO2 header J25 and the CS8422. The CS8422' SAO2 port should be configured in the appropriate master/slave mode.

SAO2_MS Setting	SAO2 Subclock Source
00	HDR J25 drives CS8422's OLRCK2 and OSCLK2 inputs.
01	
10	Reserved.
11	Reserved.

2.5.3.4 SAO1 Subclock Source (SAO1_MS)

Default = 00

Function:

These bits control the direction of the LRCK and SCLK signals between the SAO1 header J24, the CS8422, and the CS8406. The CS8406 will automatically switch between master and slave modes. The CS8422's SAO1 port should be configured in the appropriate master/slave mode.

SAO1_MS Setting	SAO1 Subclock Source
00	
01	
10	CS8422's OLRCK1 and OSCLK1 outputs drive HDR J24 and CS8406's ILRCK and ISCLK inputs.
11	Reserved.

2.5.4 CS8406 Control 1 (Address 04h)

7	6	5	4	3	2	1	0
HWCK1	HWCK0	VBIT_IN	UBIT_IN	TCBL	CBIT_INT	SFMT1	SFMT0

2.5.4.1 OMCK/ILRCK Ratio (HWCK)

Default = 00

Function:

These bits control the ratio between the CS8406's OMCK and ILRCK signals.

HWCK Setting	OMCK/ILRCK Ratio
00	ILRCK = OMCK/256.
01	ILRCK = OMCK/128.
10	ILRCK = OMCK/512.
11	Reserved.

2.5.4.2 Validity Bit (VBIT_IN)

Default = 0

Function:

This bit controls the state of the validity bit for the CS8406's output S/PDIF data.

VBIT_IN Setting	Validity Polarity
0	Low.
1	High.

DS692DB2



2.5.4.3 User Data (UBIT_IN)

Default = 0

Function:

This bit controls the state of the user data bit for the CS8406's output S/PDIF data.

UBIT_IN Setting	User Data Polarity
0	Low.
1	High.

2.5.4.4 TCBL (TCBL)

Default = 0

Function:

This bit controls the state of the CS8406's TCBL pin.

TCBL Setting	TCBL Polarity
0	Low.
1	High.

2.5.4.5 C BIT (CBIT_INT)

Default = 0

Function:

This bit controls the state of the C data bit for the CS8406's output S/PDIF data.

CBIT_INT Setting	C Bit Polarity
0	Low.
1	High.

2.5.4.6 Interface Format (SFMT)

Default = 00

Function:

These bits control the CS8406's input data interface format.

SFMT Setting	Interface Format	
00	Left-Justified.	
01	I ² S.	
10	Right-Justified 24-bit.	
11	Right-Justified 16-bit.	



2.5.5 CS8406 Control 2 (Address 05h)

7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	8406_RST	AUDIOb

2.5.5.1 CS8406 Reset Pin (8406_RST)

Default = 1

Function:

This bit controls the state of the CS8406's \overline{RST} pin.

8406_RST Setting	CS8406 Reset State	
0	CS8406 in reset.	
1	CS8406 out of reset.	

2.5.5.2 AUDIO Bit (AUDIOb)

Default = 1

Function:

This bit controls the state of the audio bit for the CS8406's output S/PDIF data.

AUDIOb Setting	AUDIO Polarity
0	Low.
1	High.



3. HARDWARE MODE

Powering up the CDB8422 without a USB connection to a PC operates the evaluation board in hardware mode. In this mode, on-board DIP switches allow the user to configure the CDB8422 without the use of a PC and GUI. However, only a subset of configuration options are available in hardware mode.

3.1 Quick Start Guide

Figure 11 below is a simplified quick start up guide made for user convenience. The user may choose from steps 7 through 10 depending on the desired measurement. Refer to Section 3.2 for details on how the various components on the board interface with each other in different board configurations. Refer to Section 3.3 for descriptions on hardware switches S3, S4, and S7 control settings.



Figure 11. Hardware Mode Quick Start Guide



3.2 Configuration Options

In hardware mode, to configure the CDB8422 for making performance measurements, one needs to use the on-board control switches to set up the various components on the board. This section serves to give a deeper understanding of the on-board circuitry and the digital clock and data signal routing involved in two different hardware mode configurations of the CDB8422. These setups only serve as a starting point; the switches can be further configured as needed (clock ratios, serial formats, etc).

3.2.1 AES3/EBU In to S/PDIF and PCM Out

The CS8422's AES3/EBU receiver and SRC output performance can be tested by setting the hardware switches as shown in Table 1. This configures the digital clock and data signal routing on the board as shown in Figure 12.

Digital AES3/EBU input is provided by the XLR jack J19 to the RXP0 and RXN0 pins of the CS8422. The CS8422's internal circuitry is configured to send the input audio data through its SRC to serial output port 1. This data is presented as PCM audio at header J24 and S/PDIF audio at J27 (coaxial) and J28 (optical). The input data is also passed through (SRC is bypassed) to serial output port 2. This data is presented as PCM audio at header J.3 for full details on hardware configuration.

Switch	Position	Setting
S3	MS_SEL[3:0]	1010
S4	SAOF[3:0]	0011
	RX_SELECT	0
	TX_SELECT	0
\$7	TX_U/OUT SEL	0
51	NV/RERR SEL	0
	V/AUDIO SEL	0
	SRC MCK SEL	1

Table 1. Switch Settings - AES3/EBU In to S/PDIF and PCM Out







3.2.2 TDM In to TDM Out

The CS8422's TDM output performance can be tested by setting the hardware switches as shown in Table 2. This configures the digital clock and data signal routing on the board as shown in Figure 13.

TDM audio input data is provided by the TDM input header J30. The LRCK and SCLK signals located at header J30 should be used to clock in the input TDM data. Optionally, digital AES3/EBU input can be provided by the XLR jack J19 to the RXP0 and RXN0 pins of the CS8422. The CS8422's internal circuitry is configured to multiplex the TDM input and AES3/EBU input data together and send the output data to serial output port 1. This data is presented as TDM audio at header J24. The AES3/EBU input data is also passed through (not multiplexed) to serial output port 2. This data is presented as PCM audio at header J25. Refer to Section 3.3 for full details on hardware configuration.

Switch	Position	Setting
S3	MS_SEL[3:0]	1010
S4	SAOF[3:0]	1001
	RX_SELECT	0
	TX_SELECT	0
87	TX_U/OUT SEL	0
57	NV/RERR SEL	0
	V/AUDIO SEL	0
	SRC MCK SEL	0

Table 2. Switch Settings - TDM In to TDM Out



Figure 13. TDM In to TDM Out



3.3 Hardware Mode Control

This section provides a full description for the hardware mode control switches S3, S4, and S7, see the tables below. Switches S3 and S4 control the pull-up or pull-down resistor value attached to the MS_SEL and SAOF pins of the CS8422, respectively. Each resistor value is sensed during the power-up sequence to configure the device correctly. Consequently, for a modification to S3 or S4 to take affect, the CDB8422 should be reset by pressing push-button S5. For all switch positions, 0 = OPEN and 1 = CLOSED. See the CS8422 data sheet for complete details of hardware mode behavior.

Due to a limited number of switches, the following CS8422 hardware mode configuration settings are not changeable on the CDB8422: de-emphasis auto-detect is always enabled and the SRC MCLK is always the PLL clock.

Also, some FPGA register settings are fixed in hardware mode. The MCLK sent to the SAO2 header J25 is always the CS8422's RMCK, the TDM subclocks at header J30 are always from SAO1, and the CS8406's V, U, C, TCBL, and AUDIO pins are always low.

Switch S3 controls the master/slave and clock ratio options for both serial output ports, see Table 3 for switch configurations. For SDOUT1, when the serial port is set to master mode, the master clock ratio determines what the output sample rate will be based on the MCLK selected for SDOUT1 (chosen by position 6 on S7). For SDOUT2, the output sample rate is equal to the sample rate of the incoming receiver data, and the master mode clock ratio determines the frequency of RMCK relative to the incoming receiver sample rate.

MS_SEL[3:0]	SDOUT1	SDOUT2	
0000	Slave Mode		
0001	Master Mode, Fso = MCLK/128	Slave Mode,	
0010	Master Mode, Fso = MCLK/256	RMCK = 256*Fsi	
0011	Master Mode, Fso = MCLK/512		
0100	Slave Mode		
0101	Master Mode, Fso = MCLK/128	Master Mode,	
0110	Master Mode, Fso = MCLK/256	RMCK = 128*Fsi	
0111	Master Mode, Fso = MCLK/512		
1000	Slave Mode		
1001	Master Mode, Fso = MCLK/128	Master Mode,	
1010	Master Mode, Fso = MCLK/256	RMCK = 256*Fsi	
1011	Master Mode, Fso = MCLK/512		
1100	Slave Mode		
1101	Master Mode, Fso = MCLK/128	Master Mode, RMCK = 512*Fsi	
1110	Master Mode, Fso = MCLK/256		
1111	Master Mode, Fso = MCLK/512		

Table 3. S3 Settings

- **Note:** If SDOUT1 is set to slave mode, the SAO1 header J24 will be the master (not the CS8406) and the CS8406's OMCK/ILRCK ratio will be set to 256xFs.
- **Note:** If TDM Mode is selected for SDOUT1 by switch S4, then SDOUT1 cannot be set to "Master Mode, Fso = MCLK/128"