



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



Audio Hub CODEC with Voice Processor DSP

DESCRIPTION

The WM5102^[1] is a highly-integrated low-power audio system for smartphones, tablets and other portable audio devices. It combines wideband telephony voice processing with a flexible, high-performance audio hub CODEC.

The WM5102 digital core provides a powerful combination of fixed-function signal processing blocks with a programmable DSP. These are supported by a fully-flexible, all-digital audio mixing and routing engine with sample rate converters, for wide use-case flexibility. The programmable DSP supports a range of audio processing software packages (supplied separately); user-programmed solutions can also be supported. Fixed-function signal processing blocks include filters, EQ, dynamics processors and sample rate converters.

A SLIMbus interface supports multi-channel audio paths and host control register access. Multiple sample rates are supported concurrently via the SLIMbus interface. Three further digital audio interfaces are provided, each supporting a wide range of standard audio sample rates and serial interface formats. Automatic sample rate detection enables seamless wideband/narrowband voice call handover.

Two stereo headphone drivers each provide stereo ground-referenced or mono BTL outputs, with noise levels as low as $2.3\mu\text{V}_{\text{RMS}}$ for hi-fi quality line or headphone output. The CODEC also features stereo 2W Class-D speaker outputs, a dedicated BTL earpiece output and PDM for external speaker amplifiers. A signal generator for controlling haptics devices is included; vibrate actuators can connect directly to the Class-D speaker output, or via an external driver on the PDM output interface. All inputs, outputs and system interfaces can function concurrently.

The WM5102 supports up to six microphone inputs, each either analogue or PDM digital. Microphone activity detection with interrupt is available. A smart accessory interface supports most standard 3.5mm accessories. Impedance sensing and measurement is provided for external accessory and push-button detection.

The WM5102 power, clocking and output driver architectures are all designed to maximise battery life in voice, music and standby modes. Low-power 'Sleep' is supported, with configurable wake-up events. The WM5102 is powered from a 1.8V external supply. A separate supply is required for the Class D speaker drivers (typically direct connection to 4.2V battery).

Two integrated FLLs provide support for a wide range of system clock frequencies. The WM5102 is configured using the I2C, SPI or SLIMbus interfaces. The fully-differential internal analogue architecture, minimal analogue signal paths and on-chip RF noise filters ensure a very high degree of noise immunity.

FEATURES

- Audio hub CODEC with integrated voice processor DSP
- Programmable DSP capability for audio processing
- Fixed function signal processing functions
 - Wind noise, sidetone and other programmable filters
 - Dynamic Range Control, Fully parametric EQs
 - Tone, Noise, PWM, Haptic control signal generators
- Multi-channel asynchronous sample rate conversion
- Integrated 6/7 channel 24-bit hi-fi audio hub CODEC
 - 6 ADCs, 96dB SNR microphone input (48kHz)
 - 7 DACs, 113dB SNR headphone playback (48kHz)
- Audio inputs
 - Up to 6 analogue or digital microphone inputs
 - Single-ended or differential mic/line inputs
- Multi-purpose headphone / earpiece / line output drivers
 - 2 stereo output paths
 - 29mW into 32Ω load at 0.1% THD+N
 - 100mW into 32Ω BTL load at 5% THD+N
 - 6.5mW typical headphone playback power consumption
 - Pop suppression functions
 - $2.3\mu\text{V}_{\text{RMS}}$ noise floor (A-weighted)
- Mono BTL earpiece output driver
- 2 x 2W stereo Class D speaker output drivers
 - Direct drive of external haptics vibrate actuators
- Two-channel digital speaker (PDM) interface
- SLIMbus[®] audio and control interface
- 3 full digital audio interfaces
 - Standard sample rates from 4kHz up to 192kHz
 - Ultrasonic accessory function support
 - TDM support on all AIFs
 - 8 channel input and output on AIF1
- Flexible clocking, derived from MCLKn, BCLKn or SLIMbus
- 2 low-power FLLs support reference clocks down to 32kHz
- Advanced accessory detection functions
 - Low-power standby mode and configurable wake-up
- Configurable functions on 5 GPIO pins
- Integrated LDO regulators and charge pumps
- Support for single 1.8V supply operation
- Small W-CSP package, 0.4mm pitch

APPLICATIONS

- Smartphones and Multimedia handsets
- Tablets and Mobile Internet Devices (MID)
- General-purpose low-power audio CODEC hub

BLOCK DIAGRAM




TABLE OF CONTENTS


| | |
|---|-----------|
| DESCRIPTION | 1 |
| FEATURES | 1 |
| APPLICATIONS | 1 |
| BLOCK DIAGRAM | 2 |
| TABLE OF CONTENTS | 3 |
| PIN CONFIGURATION | 7 |
| ORDERING INFORMATION | 7 |
| PIN DESCRIPTION | 8 |
| ABSOLUTE MAXIMUM RATINGS | 13 |
| RECOMMENDED OPERATING CONDITIONS | 14 |
| ELECTRICAL CHARACTERISTICS | 15 |
| TERMINOLOGY | 26 |
| THERMAL CHARACTERISTICS | 27 |
| TYPICAL PERFORMANCE | 28 |
| TYPICAL POWER CONSUMPTION | 28 |
| TYPICAL SIGNAL LATENCY | 29 |
| SIGNAL TIMING REQUIREMENTS | 30 |
| SYSTEM CLOCK & FREQUENCY LOCKED LOOP (FLL)..... | 30 |
| AUDIO INTERFACE TIMING..... | 32 |
| DIGITAL MICROPHONE (DMIC) INTERFACE TIMING..... | 32 |
| DIGITAL SPEAKER (PDM) INTERFACE TIMING..... | 33 |
| DIGITAL AUDIO INTERFACE - MASTER MODE | 34 |
| DIGITAL AUDIO INTERFACE - SLAVE MODE..... | 35 |
| DIGITAL AUDIO INTERFACE - TDM MODE | 36 |
| CONTROL INTERFACE TIMING | 37 |
| 2-WIRE (I2C) CONTROL MODE | 37 |
| 4-WIRE (SPI) CONTROL MODE..... | 38 |
| SLIMBUS INTERFACE TIMING | 39 |
| DEVICE DESCRIPTION | 41 |
| INTRODUCTION..... | 41 |
| HI-FI AUDIO CODEC..... | 41 |
| DIGITAL AUDIO CORE | 42 |
| DIGITAL INTERFACES | 42 |
| OTHER FEATURES | 43 |
| INPUT SIGNAL PATH..... | 44 |
| ANALOGUE MICROPHONE INPUT | 45 |
| ANALOGUE LINE INPUT | 46 |
| DIGITAL MICROPHONE INPUT | 46 |
| INPUT SIGNAL PATH ENABLE | 48 |
| INPUT SIGNAL PATH SAMPLE RATE CONTROL..... | 49 |
| INPUT SIGNAL PATH CONFIGURATION | 49 |
| INPUT SIGNAL PATH DIGITAL VOLUME CONTROL..... | 53 |
| DIGITAL MICROPHONE INTERFACE PULL-DOWN | 57 |
| DIGITAL CORE | 58 |
| DIGITAL CORE MIXERS..... | 60 |
| DIGITAL CORE INPUTS | 63 |
| DIGITAL CORE OUTPUT MIXERS | 64 |
| MIC MUTE MIXER..... | 67 |
| 5-BAND PARAMETRIC EQUALISER (EQ)..... | 68 |
| DYNAMIC RANGE CONTROL (DRC)..... | 73 |
| LOW PASS / HIGH PASS DIGITAL FILTER (LHPF)..... | 83 |

| | |
|--|------------|
| DIGITAL CORE DSP | 86 |
| TONE GENERATOR | 88 |
| NOISE GENERATOR | 90 |
| HAPTIC SIGNAL GENERATOR | 91 |
| PWM GENERATOR | 94 |
| SAMPLE RATE CONTROL | 96 |
| ASYNCHRONOUS SAMPLE RATE CONVERTER (ASRC) | 104 |
| ISOCRONOUS SAMPLE RATE CONVERTER (ISRC) | 107 |
| DSP FIRMWARE CONTROL | 111 |
| DSP FIRMWARE MEMORY CONTROL | 111 |
| DSP FIRMWARE EXECUTION | 113 |
| DSP DIRECT MEMORY ACCESS (DMA) CONTROL | 113 |
| DSP DEBUG SUPPORT | 115 |
| DIGITAL AUDIO INTERFACE | 116 |
| MASTER AND SLAVE MODE OPERATION | 117 |
| AUDIO DATA FORMATS | 117 |
| AIF TIMESLOT CONFIGURATION | 119 |
| TDM OPERATION BETWEEN THREE OR MORE DEVICES | 121 |
| DIGITAL AUDIO INTERFACE CONTROL | 123 |
| AIF SAMPLE RATE CONTROL | 123 |
| AIF MASTER / SLAVE CONTROL | 123 |
| AIF SIGNAL PATH ENABLE | 126 |
| AIF BCLK AND LRCLK CONTROL | 129 |
| AIF DIGITAL AUDIO DATA CONTROL | 133 |
| AIF TDM AND TRI-STATE CONTROL | 136 |
| AIF DIGITAL PULL-UP AND PULL-DOWN | 137 |
| SLIMBUS INTERFACE | 139 |
| SLIMBUS DEVICES | 139 |
| SLIMBUS FRAME STRUCTURE | 139 |
| CONTROL SPACE | 139 |
| DATA SPACE | 140 |
| SLIMBUS CONTROL SEQUENCES | 141 |
| DEVICE MANAGEMENT & CONFIGURATION | 141 |
| INFORMATION MANAGEMENT | 141 |
| VALUE MANAGEMENT (INCLUDING REGISTER ACCESS) | 142 |
| FRAME & CLOCKING MANAGEMENT | 142 |
| DATA CHANNEL CONFIGURATION | 143 |
| SLIMBUS INTERFACE CONTROL | 144 |
| SLIMBUS DEVICE PARAMETERS | 144 |
| SLIMBUS MESSAGE SUPPORT | 144 |
| SLIMBUS PORT NUMBER CONTROL | 147 |
| SLIMBUS SAMPLE RATE CONTROL | 147 |
| SLIMBUS SIGNAL PATH ENABLE | 148 |
| SLIMBUS CONTROL REGISTER ACCESS | 149 |
| SLIMBUS CLOCKING CONTROL | 151 |
| OUTPUT SIGNAL PATH | 153 |
| OUTPUT SIGNAL PATH ENABLE | 155 |
| OUTPUT SIGNAL PATH SAMPLE RATE CONTROL | 156 |
| OUTPUT SIGNAL PATH CONTROL | 157 |
| OUTPUT SIGNAL PATH DIGITAL VOLUME CONTROL | 160 |
| OUTPUT SIGNAL PATH DIGITAL VOLUME LIMIT | 165 |
| OUTPUT SIGNAL PATH NOISE GATE CONTROL | 169 |
| OUTPUT SIGNAL PATH AEC LOOPBACK | 171 |
| HEADPHONE/EARPIECE OUTPUTS AND MONO MODE | 172 |
| SPEAKER OUTPUTS (ANALOGUE) | 174 |
| SPEAKER OUTPUTS (DIGITAL PDM) | 174 |

| | |
|---|------------|
| EXTERNAL ACCESSORY DETECTION | 177 |
| JACK DETECT | 177 |
| JACK POP SUPPRESSION (MICDET CLAMP)..... | 179 |
| MICROPHONE DETECT..... | 180 |
| HEADPHONE DETECT..... | 185 |
| LOW POWER SLEEP CONFIGURATION | 189 |
| SLEEP MODE..... | 189 |
| SLEEP CONTROL SIGNALS - JD1, GP5, MICDET CLAMP | 192 |
| WAKE-UP TRANSITION | 194 |
| WRITE SEQUENCE CONTROL..... | 195 |
| INTERRUPT CONTROL..... | 195 |
| GENERAL PURPOSE INPUT / OUTPUT | 196 |
| GPIO CONTROL | 197 |
| GPIO FUNCTION SELECT | 199 |
| DIGITAL AUDIO INTERFACE FUNCTION (AIFNTXLRCLK)..... | 202 |
| BUTTON DETECT (GPIO INPUT)..... | 203 |
| LOGIC '1' AND LOGIC '0' OUTPUT (GPIO OUTPUT)..... | 203 |
| INTERRUPT (IRQ) STATUS OUTPUT..... | 203 |
| DSP STATUS FLAG (DSP IRQN) OUTPUT | 204 |
| OPCLK AND OPCLK_ASYNC CLOCK OUTPUT | 204 |
| FREQUENCY LOCKED LOOP (FLL) STATUS OUTPUT | 205 |
| FREQUENCY LOCKED LOOP (FLL) CLOCK OUTPUT | 206 |
| PULSE WIDTH MODULATION (PWM) SIGNAL OUTPUT | 206 |
| HEADPHONE DETECTION STATUS OUTPUT | 207 |
| MICROPHONE / ACCESSORY DETECTION STATUS OUTPUT | 207 |
| ASYNCHRONOUS SAMPLE RATE CONVERTER (ASRC) LOCK STATUS OUTPUT | 207 |
| ASYNCHRONOUS SAMPLE RATE CONVERTER (ASRC) CONFIGURATION ERROR STATUS OUTPUT | 208 |
| OVER-TEMPERATURE STATUS OUTPUT | 208 |
| DYNAMIC RANGE CONTROL (DRC) STATUS OUTPUT | 208 |
| CONTROL WRITE SEQUENCER STATUS OUTPUT | 209 |
| CONTROL INTERFACE ERROR STATUS OUTPUT | 209 |
| SYSTEM CLOCKS ENABLE STATUS OUTPUT | 209 |
| CLOCKING ERROR STATUS OUTPUT | 210 |
| DIGITAL AUDIO INTERFACE CONFIGURATION ERROR STATUS OUTPUT | 211 |
| INTERRUPTS | 212 |
| CLOCKING AND SAMPLE RATES | 224 |
| SYSTEM CLOCKING | 224 |
| SAMPLE RATE CONTROL | 225 |
| AUTOMATIC SAMPLE RATE DETECTION..... | 226 |
| SYSCLK AND ASYNCCLK CONTROL | 226 |
| MISCELLANEOUS CLOCK CONTROLS..... | 229 |
| BCLK AND LRCLK CONTROL..... | 236 |
| CONTROL INTERFACE CLOCKING | 236 |
| FREQUENCY LOCKED LOOP (FLL)..... | 237 |
| FREE-RUNNING FLL MODE | 247 |
| SPREAD SPECTRUM FLL CONTROL | 248 |
| GPIO OUTPUTS FROM FLL | 249 |
| EXAMPLE FLL CALCULATION..... | 249 |
| EXAMPLE FLL SETTINGS..... | 250 |
| CONTROL INTERFACE | 251 |
| 2-WIRE (I2C) CONTROL MODE | 252 |
| 4-WIRE (SPI) CONTROL MODE | 256 |
| CONTROL WRITE SEQUENCER..... | 257 |
| INITIATING A SEQUENCE..... | 257 |
| AUTOMATIC SAMPLE RATE DETECTION SEQUENCES | 258 |
| JACK DETECT, GPIO, MICDET CLAMP, AND WAKE-UP SEQUENCES | 259 |

| | |
|--|------------|
| DRC SIGNAL DETECT SEQUENCES | 261 |
| SEQUENCER OUTPUTS AND READBACK..... | 262 |
| PROGRAMMING A SEQUENCE | 262 |
| SEQUENCER MEMORY DEFINITION..... | 263 |
| CHARGE PUMPS, REGULATORS AND VOLTAGE REFERENCE | 265 |
| CHARGE PUMPS AND LDO2 REGULATOR | 265 |
| MICBIAS BIAS (MICBIAS) CONTROL | 265 |
| VOLTAGE REFERENCE CIRCUIT | 266 |
| LDO1 REGULATOR AND DCVDD SUPPLY..... | 266 |
| BLOCK DIAGRAM AND CONTROL REGISTERS | 267 |
| JTAG INTERFACE..... | 272 |
| THERMAL SHUTDOWN..... | 272 |
| POWER-ON RESET (POR) AND HARDWARE RESET | 273 |
| SOFTWARE RESET, WAKE-UP, AND DEVICE ID..... | 277 |
| REGISTER MAP..... | 279 |
| APPLICATIONS INFORMATION | 314 |
| RECOMMENDED EXTERNAL COMPONENTS..... | 314 |
| ANALOGUE INPUT PATHS | 314 |
| DIGITAL MICROPHONE INPUT PATHS | 314 |
| MICROPHONE BIAS CIRCUIT | 315 |
| HEADPHONE/EARPIECE DRIVER OUTPUT PATH..... | 316 |
| SPEAKER DRIVER OUTPUT PATH..... | 318 |
| POWER SUPPLY / REFERENCE DECOUPLING | 320 |
| CHARGE PUMP COMPONENTS | 321 |
| EXTERNAL ACCESSORY DETECTION COMPONENTS..... | 321 |
| RECOMMENDED EXTERNAL COMPONENTS DIAGRAM | 323 |
| RESETS SUMMARY..... | 324 |
| DIGITAL AUDIO INTERFACE CLOCKING CONFIGURATIONS | 325 |
| PCB LAYOUT CONSIDERATIONS..... | 329 |
| PACKAGE DIMENSIONS..... | 330 |
| IMPORTANT NOTICE | 331 |
| ADDRESS: | 331 |
| REVISION HISTORY | 332 |

PIN CONFIGURATION



ORDERING INFORMATION

| ORDER CODE | TEMPERATURE RANGE | PACKAGE | MOISTURE SENSITIVITY LEVEL | PEAK SOLDERING TEMPERATURE |
|-------------|-------------------|-----------------------------------|----------------------------|----------------------------|
| WM5102ECS/R | -40°C to +85°C | W-CSP (Pb-free, Tape and reel) | MSL1 | 260°C |

Note:

Reel quantity = 5000

PIN DESCRIPTION

A description of each pin on the WM5102 is provided below.

Note that a table detailing the associated power domain for every input and output pin is provided on the following page.

Note that, where multiple pins share a common name, these pins should be tied together on the PCB.

All Digital Output pins are CMOS outputs, unless otherwise stated.

| PIN NO | NAME | TYPE | DESCRIPTION |
|--|-----------|------------------------|---|
| B3, B4, B7, C3, C4, C5, C6, C7, C8, F2, F3, G3, H3, J3, L3 | AGND | Supply | Analogue ground (Return path for AVDD) |
| J13 | AIF1BCLK | Digital Input / Output | Audio interface 1 bit clock |
| J11 | AIF1RXDAT | Digital Input | Audio interface 1 RX digital audio data |
| J12 | AIF1LRCLK | Digital Input / Output | Audio interface 1 left / right clock |
| J8 | AIF1TXDAT | Digital Output | Audio interface 1 TX digital audio data |
| K5 | AIF2BCLK | Digital Input / Output | Audio interface 2 bit clock |
| M9 | AIF2RXDAT | Digital Input | Audio interface 2 RX digital audio data |
| L8 | AIF2LRCLK | Digital Input / Output | Audio interface 2 left / right clock |
| L6 | AIF2TXDAT | Digital Output | Audio interface 2 TX digital audio data |
| L5 | AIF3BCLK | Digital Input / Output | Audio interface 3 bit clock |
| K4 | AIF3RXDAT | Digital Input | Audio interface 3 RXdigital audio data |
| M5 | AIF3LRCLK | Digital Input / Output | Audio interface 3 left / right clock |
| L4 | AIF3TXDAT | Digital Output | Audio interface 3 TX digital audio data |
| A3, A7, M3 | AVDD | Supply | Analogue supply |
| L13 | CIF1ADDR | Digital Input | Control interface 1 (I2C) address select |
| K12 | CIF1SCLK | Digital Input | Control interface 1 clock input |
| K11 | CIF1SDA | Digital Input / Output | Control interface 1 data input and output / acknowledge output. The output function is implemented as an Open Drain circuit. |
| M13 | CIF2MOSI | Digital Input | Control interface 2 Master Out / Slave In data |
| K9 | CIF2MISO | Digital Output | Control interface 2 Master In / Slave Out data |
| L12 | CIF2SCLK | Digital Input | Control interface 2 clock input |
| L11 | CIF2SS | Digital Input | Control interface 2 Slave Select (SS) |
| B9 | CP1CA | Analogue Output | Charge pump 1 fly-back capacitor pin |
| B10 | CP1CB | Analogue Output | Charge pump 1 fly-back capacitor pin |
| A10 | CP1VOUTN | Analogue Output | Charge pump 1 negative output decoupling pin |
| A9 | CP1VOUTP | Analogue Output | Charge pump 1 positive output decoupling pin |
| C11 | CP2CA | Analogue Output | Charge pump 2 fly-back capacitor pin |
| B11 | CP2CB | Analogue Output | Charge pump 2 fly-back capacitor pin |
| A11 | CP2VOUT | Analogue Output | Charge pump 2 output decoupling pin / Supply for LDO2 |
| C10 | CPGND | Supply | Charge pump 1 & 2 ground (Return path for CPVDD) |
| C9 | CPVDD | Supply | Supply for Charge Pump 1 & 2 |
| G13, M10 | DBVDD1 | Supply | Digital buffer (I/O) supply (core functions and Audio Interface 1) |
| M6 | DBVDD2 | Supply | Digital buffer (I/O) supply (for Audio Interface 2) |
| M4 | DBVDD3 | Supply | Digital buffer (I/O) supply (for Audio Interface 3) |
| G11, M8 | DCVDD | Supply | Digital core supply |
| E5, E6, E7, E8, E9, F5, F6, F7, F8, F9, G5, G6, G7, G8, G9, G12, H5, H6, H7, H8, H9, M7 | DGND | Supply | Digital ground (Return path for DCVDD, DBVDD1, DBVDD2 and DBVDD3) |
| A4 | EPOUTP | Analogue Output | Earpiece positive output |

| PIN NO | NAME | TYPE | DESCRIPTION |
|--------|-----------------------|------------------------------------|---|
| A5 | EPOUTN | Analogue Output | Earpiece negative output |
| K13 | GPIO1 | Digital Input / Output | General Purpose pin GPIO1. The output configuration is selectable CMOS or Open Drain. |
| L7 | GPIO2 | Digital Input / Output | General Purpose pin GPIO2. The output configuration is selectable CMOS or Open Drain. |
| K3 | GPIO3 | Digital Input / Output | General Purpose pin GPIO3. The output configuration is selectable CMOS or Open Drain. |
| K10 | GPIO4 | Digital Input / Output | General Purpose pin GPIO4. The output configuration is selectable CMOS or Open Drain. |
| G10 | GPIO5 | Digital Input / Output | General Purpose pin GPIO5. The output configuration is selectable CMOS or Open Drain. |
| B12 | HPDETL | Analogue Input | Headphone left (HPOUT1L) sense input |
| A12 | HPDETR | Analogue Input | Headphone right (HPOUT1R) sense input |
| A13 | HPOUT1FB1/ MICDET2 | Analogue Input | HPOUT1L and HPOUT1R ground feedback pin 1/ Microphone & accessory sense input 2 |
| B8 | HPOUT1L | Analogue Output | Left headphone 1 output |
| A8 | HPOUT1R | Analogue Output | Right headphone 1 output |
| B6 | HPOUT2FB | Analogue Input | HPOUT2L and HPOUT2R ground loop noise rejection feedback |
| A6 | HPOUT2L | Analogue Output | Left headphone 2 output |
| B5 | HPOUT2R | Analogue Output | Right headphone 2 output |
| E3 | IN1LN/ DMICCLK1 | Analogue Input / Digital Output | Left channel negative differential MIC input / Digital MIC clock output 1 |
| D3 | IN1LP | Analogue Input | Left channel single-ended MIC input / Left channel line input / Left channel positive differential MIC input |
| E1 | IN1RN/ DMICDAT1 | Analogue input / Digital Input | Right channel negative differential MIC input / Digital MIC data input 1 |
| E2 | IN1RP | Analogue Input | Right channel single-ended MIC input / Right channel line input / Right channel positive differential MIC input |
| C1 | IN2LN/ DMICCLK2 | Analogue Input / Digital Output | Left channel negative differential MIC input / Digital MIC clock output 2 |
| C2 | IN2LP | Analogue Input | Left channel single-ended MIC input / Left channel line input / Left channel positive differential MIC input |
| D1 | IN2RN/ DMICDAT2 | Analogue input / Digital Input | Right channel negative differential MIC input / Digital MIC data input 2 |
| D2 | IN2RP | Analogue Input | Right channel single-ended MIC input / Right channel line input / Right channel positive differential MIC input |
| A1 | IN3LN/ DMICCLK3 | Analogue Input / Digital Output | Left channel negative differential MIC input / Digital MIC clock output 3 |
| A2 | IN3LP | Analogue Input | Left channel single-ended MIC input / Left channel line input / Left channel positive differential MIC input |
| B1 | IN3RN/ DMICDAT3 | Analogue input / Digital Input | Right channel negative differential MIC input / Digital MIC data input 3 |
| B2 | IN3RP | Analogue Input | Right channel single-ended MIC input / Right channel line input / Right channel positive differential MIC input |
| F13 | IRQ | Digital Output | Interrupt Request (IRQ) output (default is active low). The pin configuration is selectable CMOS or Open Drain. |
| E10 | JACKDET | Analogue Input | Jack detect input |

| PIN NO | NAME | TYPE | DESCRIPTION |
|---------|-----------------------|------------------------|--|
| F11 | LDOENA | Digital Input | Enable pin for LDO1 |
| D13 | LDOVDD | Supply | Supply for LDO1 |
| E12 | LDOVOUT | Analogue Output | LDO1 output |
| H13 | MCLK1 | Digital Input | Master clock 1 |
| F12 | MCLK2 | Digital Input | Master clock 2 |
| C12 | MICBIAS1 | Analogue Output | Microphone bias 1 |
| D12 | MICBIAS2 | Analogue Output | Microphone bias 2 |
| C13 | MICBIAS3 | Analogue Output | Microphone bias 3 |
| B13 | MICDET1/ HPOUT1FB2 | Analogue Input | Microphone & accessory sense input 1/ HPOUT1L and HPOUT1R ground feedback pin 2 |
| E11, F1 | MICVDD | Analogue Output | LDO2 output decoupling pin (generated internally by WM5102). (Can also be used as reference/supply for external microphones.) |
| E13 | RESET | Digital Input | Digital Reset input (active low) |
| H12 | SLIMCLK | Digital Input / Output | SLIMbus Clock input / output |
| H11 | SLIMDAT | Digital Input / Output | SLIMbus Data input / output |
| L10 | SPKCLK | Digital Output | Digital speaker (PDM) clock output |
| K8 | SPKDAT | Digital Output | Digital speaker (PDM) data output |
| J1, J2 | SPKGNDL | Supply | Left speaker driver ground (Return path for SPKVDDL) |
| K1, K2 | SPKGNDR | Supply | Right speaker driver ground (Return path for SPKVDDR) |
| H2 | SPKOUTLN | Analogue Output | Left speaker negative output |
| H1 | SPKOUTLP | Analogue Output | Left speaker positive output |
| L2 | SPKOUTRN | Analogue Output | Right speaker negative output |
| L1 | SPKOUTRP | Analogue Output | Right speaker positive output |
| G1, G2 | SPKVDDL | Supply | Left speaker driver supply |
| M1, M2 | SPKVDDR | Supply | Right speaker driver supply |
| L9 | TCK | Digital Input | JTAG clock input. Internal pull-down holds this pin at logic 0 for normal operation. |
| M11 | TDI | Digital Input | JTAG data input. Internal pull-down holds this pin at logic 0 for normal operation. |
| K6 | TDO | Digital Output | JTAG data output |
| K7 | TMS | Digital Input | JTAG mode select input. Internal pull-down holds this pin at logic 0 for normal operation. |
| M12 | TRST | Digital Input | JTAG Test Access Port reset (active low). Internal pull-down holds this pin at logic 0 for normal operation. |
| D11 | VREFC | Analogue Output | Bandgap reference decoupling capacitor connection |

The following table identifies the power domain and ground reference associated with each of the input / output pins.

| PIN NO | NAME | POWER DOMAIN | GROUND DOMAIN |
|--------|-----------------------|---|---------------|
| J13 | AIF1BCLK | DBVDD1 | DGND |
| J11 | AIF1RXDAT | DBVDD1 | DGND |
| J12 | AIF1LRCLK | DBVDD1 | DGND |
| J8 | AIF1TXDAT | DBVDD1 | DGND |
| K5 | AIF2BCLK | DBVDD2 | DGND |
| M9 | AIF2RXDAT | DBVDD2 | DGND |
| L8 | AIF2LRCLK | DBVDD2 | DGND |
| L6 | AIF2TXDAT | DBVDD2 | DGND |
| L5 | AIF3BCLK | DBVDD3 | DGND |
| K4 | AIF3RXDAT | DBVDD3 | DGND |
| M5 | AIF3LRCLK | DBVDD3 | DGND |
| L4 | AIF3TXDAT | DBVDD3 | DGND |
| L13 | CIF1ADDR | DBVDD1 | DGND |
| K12 | CIF1SCLK | DBVDD1 | DGND |
| K11 | CIF1SDA | DBVDD1 | DGND |
| M13 | CIF2MOSI | DBVDD1 | DGND |
| K9 | CIF2MISO | DBVDD1 | DGND |
| L12 | CIF2SCLK | DBVDD1 | DGND |
| L11 | CIF2SS | DBVDD1 | DGND |
| A4 | EPOUTP | CPVDD | AGND |
| A5 | EPOUTN | CPVDD | AGND |
| K13 | GPIO1 | DBVDD1 | DGND |
| L7 | GPIO2 | DBVDD2 | DGND |
| K3 | GPIO3 | DBVDD3 | DGND |
| K10 | GPIO4 | DBVDD1 | DGND |
| G10 | GPIO5 | DBVDD1 | DGND |
| B12 | HPDETL | AVDD | AGND |
| A12 | HPDETR | AVDD | AGND |
| A13 | HPOUT1FB1/ MICDET2 | CPVDD (Ground noise rejection) / MICVDD (Microphone / Accessory detection) | AGND |
| B8 | HPOUT1L | CPVDD | AGND |
| A8 | HPOUT1R | CPVDD | AGND |
| B6 | HPOUT2FB | CPVDD | AGND |
| A6 | HPOUT2L | CPVDD | AGND |
| B5 | HPOUT2R | CPVDD | AGND |
| E3 | IN1LN/ DMICCLK1 | MICVDD (analogue) / MICVDD, MICBIAS1, MICBIAS2, MICBIAS3 (digital) The DMICCLK1 power domain is selectable using IN1_DMIC_SUP | AGND |
| D3 | IN1LP | AVDD | AGND |
| E1 | IN1RN/ DMICDAT1 | MICVDD (analogue) / MICVDD, MICBIAS1, MICBIAS2, MICBIAS3 (digital) The DMICDAT1 power domain is selectable using IN1_DMIC_SUP | AGND |
| E2 | IN1RP | AVDD | AGND |
| C1 | IN2LN/ DMICCLK2 | MICVDD (analogue) / MICVDD, MICBIAS1, MICBIAS2, MICBIAS3 (digital) The DMICCLK2 power domain is selectable using IN2_DMIC_SUP | AGND |
| C2 | IN2LP | AVDD | AGND |
| D1 | IN2RN/ DMICDAT2 | MICVDD (analogue) / MICVDD, MICBIAS1, MICBIAS2, MICBIAS3 (digital) The DMICDAT2 power domain is selectable using IN2_DMIC_SUP | AGND |
| D2 | IN2RP | AVDD | AGND |

| PIN NO | NAME | POWER DOMAIN | GROUND DOMAIN |
|--------|-----------------------|---|---------------|
| A1 | IN3LN/ DMICCLK3 | MICVDD (analogue) / MICVDD, MICBIAS1, MICBIAS2, MICBIAS3 (digital) The DMICCLK3 power domain is selectable using IN3_DMIC_SUP | AGND |
| A2 | IN3LP | AVDD | AGND |
| B1 | IN3RN/ DMICDAT3 | MICVDD (analogue) / MICVDD, MICBIAS1, MICBIAS2, MICBIAS3 (digital) The DMICDAT3 power domain is selectable using IN3_DMIC_SUP | AGND |
| B2 | IN3RP | AVDD | AGND |
| F13 | IRQ | DBVDD1 | DGND |
| E10 | JACKDET | AVDD | AGND |
| F11 | LDOENA | DBVDD1 | DGND |
| H13 | MCLK1 | DBVDD1 | DGND |
| F12 | MCLK2 | DBVDD1 | DGND |
| C12 | MICBIAS1 | MICVDD | AGND |
| D12 | MICBIAS2 | MICVDD | AGND |
| C13 | MICBIAS3 | MICVDD | AGND |
| B13 | MICDET1/ HPOUT1FB2 | MICVDD (Microphone / Accessory detection) / CPVDD (Ground noise rejection) | AGND |
| E13 | RESET | DBVDD1 | DGND |
| H12 | SLIMCLK | DBVDD1 | DGND |
| H11 | SLIMDAT | DBVDD1 | DGND |
| L10 | SPKCLK | DBVDD1 | DGND |
| K8 | SPKDAT | DBVDD1 | DGND |
| H2 | SPKOUTLN | SPKVDDL | SPKGNDL |
| H1 | SPKOUTLP | SPKVDDL | SPKGNDL |
| L2 | SPKOUTRN | SPKVDDR | SPKGNDR |
| L1 | SPKOUTRP | SPKVDDR | SPKGNDR |
| L9 | TCK | DBVDD1 | DGND |
| M11 | TDI | DBVDD1 | DGND |
| K6 | TDO | DBVDD1 | DGND |
| K7 | TMS | DBVDD1 | DGND |
| M12 | TRST | DBVDD1 | DGND |
| D11 | VREFC | AVDD | AGND |

ABSOLUTE MAXIMUM RATINGS

Absolute Maximum Ratings are stress ratings only. Permanent damage to the device may be caused by continuously operating at or beyond these limits. Device functional operating limits and guaranteed performance specifications are given under Electrical Characteristics at the test conditions specified.



ESD Sensitive Device. This device is manufactured on a CMOS process. It is therefore generically susceptible to damage from excessive static voltages. Proper ESD precautions must be taken during handling and storage of this device.

Wolfson tests its package types according to IPC/JEDEC J-STD-020 for Moisture Sensitivity to determine acceptable storage conditions prior to surface mount assembly. These levels are:

MSL1 = unlimited floor life at <30°C / 85% Relative Humidity. Not normally stored in moisture barrier bag.

MSL2 = out of bag storage for 1 year at <30°C / 60% Relative Humidity. Supplied in moisture barrier bag.

MSL3 = out of bag storage for 168 hours at <30°C / 60% Relative Humidity. Supplied in moisture barrier bag.

The Moisture Sensitivity Level for each package type is specified in Ordering Information.

| CONDITION | MIN | MAX |
|--|-------------|---------------|
| Supply voltages (DBVDD1, LDOVDD, AVDD, DCVDD, CPVDD) | -0.3V | +2.0V |
| Supply voltages (DBVDD2, DBVDD3, MICVDD) | -0.3V | +4.0V |
| Supply voltages (SPKVDDL, SPKVDDR) | -0.3V | +6.0V |
| Voltage range digital inputs (DBVDD1 domain) | AGND - 0.3V | DBVDD1 + 0.3V |
| Voltage range digital inputs (DBVDD2 domain) | AGND - 0.3V | DBVDD2 + 0.3V |
| Voltage range digital inputs (DBVDD3 domain) | AGND - 0.3V | DBVDD3 + 0.3V |
| Voltage range digital inputs (DMICDATn) | AGND - 3.3V | MICVDD + 0.3V |
| Voltage range analogue inputs (INnLN) | AGND - 0.3V | MICVDD + 0.3V |
| Voltage range analogue inputs (INnLP, INnRN, INnRP) | AGND - 3.3V | MICVDD + 0.3V |
| Ground (DGND, CPGND, SPKGNDL, SPKGNDR) | AGND - 0.3V | AGND + 0.3V |
| Operating temperature range, T _A | -40°C | +85°C |
| Operating junction temperature, T _J | -40°C | +125°C |
| Storage temperature after soldering | -65°C | +150°C |

RECOMMENDED OPERATING CONDITIONS

| PARAMETER | SYMBOL | MIN | TYP | MAX | UNIT |
|--|--|-------|-----|------|--------------|
| Digital supply range (Core) See notes 3, 5, 6 | DCVDD (≤ 24.576 MHz clocking) | 1.14 | 1.2 | 1.9 | V |
| | DCVDD (> 24.576 MHz clocking) | 1.71 | 1.8 | 1.9 | |
| Digital supply range (I/O) | DBVDD1 | 1.7 | | 1.9 | V |
| Digital supply range (I/O) | DBVDD2, DBVDD3 | 1.7 | | 3.47 | V |
| LDO supply range | LDOVDD | 1.7 | 1.8 | 1.9 | V |
| Charge Pump supply range | CPVDD | 1.7 | 1.8 | 1.9 | V |
| Speaker supply range | SPKVDDL, SPKVDDR | 2.4 | | 5.5 | V |
| Analogue supply range | AVDD | 1.7 | 1.8 | 1.9 | V |
| Microphone Bias supply See note 7 | MICVDD | 2.375 | 2.5 | 3.6 | V |
| Ground | DGND, AGND, CPGND, SPKGNDL, SPKGNDR | | 0 | | V |
| Power supply rise time See notes 8, 9, 10 | All supplies | 1 | | | μ s |
| Operating temperature range | T_A | -40 | | 85 | $^{\circ}$ C |

Notes:

- The grounds must always be within 0.3V of AGND.
- AVDD must be supplied before or simultaneously to DCVDD. DCVDD must not be powered if AVDD is not present. There are no other power sequencing requirements.
- An internal LDO (powered by LDOVDD) can be used to provide the DCVDD supply.
- The $\overline{\text{RESET}}$ input must be asserted (logic 0) during power-up, and held asserted until after the AVDD, DBVDD1 and DCVDD supplies are within the recommended operating limits. If DCVDD is powered from the internal LDO, then the $\overline{\text{RESET}}$ pin must be held asserted until at least 1.5ms after the LDO has been enabled.
- 'Sleep' mode is supported when DCVDD is below the limits noted, provided AVDD and DBVDD1 are present.
- Under default conditions, digital core clocking rates above 24.576MHz are inhibited. The register-controlled clocking limit should only be raised when the applicable DCVDD voltage is present.
- An internal Charge Pump and LDO (powered by CPVDD) provide the Microphone Bias supply; the MICVDD pin should not be connected to an external supply.
- DCVDD and MICVDD minimum rise times do not apply when these domains are powered using the internal LDOs.
- The specified minimum power supply rise times assume a minimum decoupling capacitance of 100nF per pin. However, Wolfson strongly advises that the recommended decoupling capacitors are present on the PCB and that appropriate layout guidelines are observed.
- The specified minimum power supply rise times also assume a maximum PCB inductance of 10nH between decoupling capacitor and pin.

ELECTRICAL CHARACTERISTICS

Test Conditions

AVDD = 1.8V,

With the exception of the condition(s) noted above, the following electrical characteristics are valid across the full range of recommended operating conditions.

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---|-------------------|---|-----|-----|-----|-------------------------|
| Analogue Input Signal Level (IN1L, IN1R, IN2L, IN2R, IN3L, IN3R) | | | | | | |
| Full-scale input signal level (0dBFS output) | V _{INFS} | Single-ended PGA input, 6dB PGA gain | 0.5 | | | V _{RMS} dBV |
| | | Differential PGA input, 0dB PGA gain | 1 | | | V _{RMS} dBV |
| | | | 0 | | | |

Notes:

1. The full-scale input signal level is also the maximum analogue input level, before clipping occurs.
2. The full-scale input signal level changes in proportion with AVDD. For differential input, it is calculated as AVDD / 1.8.
3. A 1.0V_{RMS} differential signal equates to 0.5V_{RMS}/-6dBV per input.
4. A sinusoidal input signal is assumed.

Test Conditions

T_A = +25°C

With the exception of the condition(s) noted above, the following electrical characteristics are valid across the full range of recommended operating conditions.

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|--|-----------------|--|-----|-----|-----|------|
| Analogue Input Pin Characteristics (IN1L, IN1R, IN2L, IN2R, IN3L, IN3R) | | | | | | |
| Input resistance | R _{IN} | Differential input, All PGA gain settings | | 24 | | kΩ |
| | | Single-ended input, 0dB PGA gain | | 16 | | |
| Input capacitance | C _{IN} | | | | 5 | pF |

Test Conditions

The following electrical characteristics are valid across the full range of recommended operating conditions.

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|--|--------|----------------------|-----|-----|-----|------|
| Input Programmable Gain Amplifiers (PGAs) | | | | | | |
| Minimum programmable gain | | | | 0 | | dB |
| Maximum programmable gain | | | | 31 | | dB |
| Programmable gain step size | | Guaranteed monotonic | | 1 | | dB |

Test Conditions

The following electrical characteristics are valid across the full range of recommended operating conditions.

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---|--------|-----------------|-----|-----|-----|------|
| Digital Microphone Input Signal Level (DMICDAT1, DMICDAT2, DMICDAT3) | | | | | | |
| Full-scale input signal level (0dBFS output) | | 0dB gain | | -6 | | dBFS |

Notes:

5. The digital microphone input signal level is measured in dBFS, where 0dBFS is a signal level equal to the full-scale range (FSR) of the PDM input. The FSR is defined as the amplitude of a 1kHz sine wave whose positive and negative peaks are represented by the maximum and minimum digital codes respectively - this is the largest 1kHz sine wave that will fit in the digital output range without clipping. Note that, because the definition of FSR is based on a sine wave, the PDM data format can support signals larger than 0dBFS.

Test Conditions

The following electrical characteristics are valid across the full range of recommended operating conditions.

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---|--------|--|-----|-----|-----|------|
| Line / Headphone / Earpiece Output Driver (HPOUTnL, HPOUTnR) | | | | | | |
| Load resistance | | Normal Mode | 15 | | | Ω |
| | | Mono Mode (BTL) | 30 | | | |
| | | Device survival with load applied indefinitely | 0.1 | | | |
| Load capacitance | | Direct connection, Normal Mode | | | 400 | pF |
| | | Direct connection, Mono Mode (BTL) | | | 200 | |
| | | Connection via 16Ω series resistor | | | 2 | nF |
| DC offset at Load | | Single-ended mode | | 0.1 | | mV |
| | | Differential (BTL) mode | | 0.2 | | |
| Earpiece Output Driver (EPOUTP+EPOUTN) | | | | | | |
| Load resistance | | Normal operation | 15 | | | Ω |
| | | Device survival with load applied indefinitely | 0.1 | | | |
| Load capacitance | | Direct connection (BTL) | | | 200 | pF |
| | | Connection via 16Ω series resistor | | | 2 | nF |
| DC offset at Load | | | | 0.2 | | mV |
| Speaker Output Driver (SPKOUTLP+SPKOUTLN, SPKOUTRP+SPKOUTRN) | | | | | | |
| Load resistance | | | 3 | | | Ω |
| Load capacitance | | | | | 200 | pF |
| DC offset at Load | | | | 5 | | mV |
| SPKVDD leakage current | | | | 1 | | μA |

Test Conditions

DBVDD1 = DBVDD2 = DBVDD3 = LDOVDD = CPVDD = AVDD = 1.8V,
 DCVDD = 1.2V (powered from LDO1), MICVDD = 3.0V (powered from LDO2), SPKVDDL = SPKVDDR = 4.2V,
 T_A = +25°C, 1kHz sinusoid signal, f_s = 48kHz, Input PGA gain = 0dB, 24-bit audio data unless otherwise stated.

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|--|----------------|---|-----|-----|-----|-------------------|
| Analogue Input Paths (INnL, INnR) to ADC (Differential Input Mode, INn_MODE = 00) | | | | | | |
| Signal to Noise Ratio (A-weighted) | SNR | High performance mode (INn_OSR = 1) | 85 | 95 | | dB |
| | | Normal mode (INn_OSR = 0) | | 93 | | |
| Total Harmonic Distortion | THD | -1dBV input | | -88 | | dB |
| Total Harmonic Distortion Plus Noise | THD+N | -1dBV input | | -86 | -76 | dB |
| Channel separation (Left/Right) | | | | 100 | | dB |
| Input noise floor | | A-weighted, PGA gain = +18dB | | 3.2 | | μV _{RMS} |
| Common mode rejection ratio | CMRR | PGA gain = +30dB | | 65 | | dB |
| | | PGA gain = 0dB | | 70 | | |
| PSRR (DBVDDn, LDOVDD, CPVDD, AVDD) | PSRR | 100mV (peak-peak) 217Hz | | 70 | | dB |
| | | 100mV(peak-peak) 10kHz | | 65 | | |
| Analogue Input Paths (INnL, INnR) to ADC (Single-Ended Input Mode, INn_MODE = 01) | | | | | | |
| PGA Gain = +6dB unless otherwise stated. | | | | | | |
| Signal to Noise Ratio (A-weighted) | SNR | High performance mode (INn_OSR = 1) | | 94 | | dB |
| | | Normal mode (INn_OSR = 0) | | 90 | | |
| Total Harmonic Distortion | THD | -7dBV input | | -81 | | dB |
| Total Harmonic Distortion Plus Noise | THD+N | -7dBV input | | -80 | | dB |
| Channel separation (Left/Right) | | | | 100 | | dB |
| Input noise floor | | A-weighted, PGA gain = +18dB | | 3.2 | | μV _{RMS} |
| PSRR (DBVDDn, LDOVDD, CPVDD, AVDD) | PSRR | 100mV (peak-peak) 217Hz | | 60 | | dB |
| | | 100mV(peak-peak) 10kHz | | 55 | | |
| DAC to Headphone Output (HPOUT1L, HPOUT1R; R_L = 32Ω) | | | | | | |
| Maximum output power | P _O | 0.1% THD+N | | 29 | | mW |
| Signal to Noise Ratio | SNR | A-weighted, Output signal = 1V _{rms} | | 112 | | dB |
| Total Harmonic Distortion | THD | P _O = 20mW | | -86 | | dB |
| Total Harmonic Distortion Plus Noise | THD+N | P _O = 20mW | | -84 | | dB |
| Total Harmonic Distortion | THD | P _O = 5mW | | -89 | | dB |
| Total Harmonic Distortion Plus Noise | THD+N | P _O = 5mW | | -85 | | dB |
| Channel separation (Left/Right) | | P _O = 20mW | | 75 | | dB |
| Output noise floor | | A-weighted | | 2.5 | | μV _{RMS} |
| PSRR (DBVDDn, LDOVDD, CPVDD, AVDD) | PSRR | 100mV (peak-peak) 217Hz | | 57 | | dB |
| | | 100mV (peak-peak) 10kHz | | 57 | | |

Test Conditions

DBVDD1 = DBVDD2 = DBVDD3 = LDOVDD = CPVDD = AVDD = 1.8V,
 DCVDD = 1.2V (powered from LDO1), MICVDD = 3.0V (powered from LDO2), SPKVDDL = SPKVDDR = 4.2V,
 T_A = +25°C, 1kHz sinusoid signal, f_s = 48kHz, Input PGA gain = 0dB, 24-bit audio data unless otherwise stated.

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|--|------------------|--|--------|-----|-----|-------------------------|
| DAC to Headphone Output (HPOUT1L, HPOUT1R; R_L = 16Ω) | | | | | | |
| Maximum output power | P _O | 0.1% THD+N | | 34 | | mW |
| Signal to Noise Ratio | SNR | A-weighted, Output signal = 1V _{rms} | 102 | 112 | | dB |
| Total Harmonic Distortion | THD | P _O = 20mW | | -78 | | dB |
| Total Harmonic Distortion Plus Noise | THD+N | P _O = 20mW | | -76 | | dB |
| Total Harmonic Distortion | THD | P _O = 5mW | | -78 | | dB |
| Total Harmonic Distortion Plus Noise | THD+N | P _O = 5mW | | -77 | -67 | dB |
| Channel separation (Left/Right) | | P _O = 20mW | | 75 | | dB |
| Output noise floor | | A-weighted | | 2.5 | 8 | μV _{RMS} |
| PSRR (DBVDDn, LDOVDD, CPVDD, AVDD) | PSRR | 100mV (peak-peak) 217Hz | | 57 | | dB |
| | | 100mV (peak-peak) 10kHz | | 57 | | |
| DAC to Line Output (HPOUT1L, HPOUT1R; Load = 10kΩ, 50pF) | | | | | | |
| Full-scale output signal level | V _{OUT} | 0dBFS input | 1 0 | | | V _{rms} dBV |
| Signal to Noise Ratio | SNR | A-weighted, Output signal = 1V _{rms} | 101 | 110 | | dB |
| Total Harmonic Distortion | THD | 0dBFS input | | -83 | | dB |
| Total Harmonic Distortion Plus Noise | THD+N | 0dBFS input | | -81 | -71 | dB |
| Channel separation (Left/Right) | | | | 100 | | dB |
| Output noise floor | | A-weighted | | 2.8 | 8 | μV _{RMS} |
| PSRR (DBVDDn, LDOVDD, CPVDD, AVDD) | PSRR | 100mV (peak-peak) 217Hz | | 57 | | dB |
| | | 100mV (peak-peak) 10kHz | | 57 | | |
| DAC to Earpiece Output (HPOUT1L, HPOUT1R, Mono Mode, R_L = 32Ω BTL) | | | | | | |
| Maximum output power | P _O | 0.1% THD+N | | 89 | | mW |
| | | 5% THD+N | | 104 | | |
| Signal to Noise Ratio | SNR | A-weighted, Output signal = 2V _{rms} | | 113 | | dB |
| Total Harmonic Distortion | THD | P _O = 50mW | | -92 | | dB |
| Total Harmonic Distortion Plus Noise | THD+N | P _O = 50mW | | -90 | | dB |
| Total Harmonic Distortion | THD | P _O = 5mW | | -86 | | dB |
| Total Harmonic Distortion Plus Noise | THD+N | P _O = 5mW | | -88 | | dB |
| Output noise floor | | A-weighted | | 2.5 | | μV _{RMS} |
| PSRR (DBVDDn, LDOVDD, CPVDD, AVDD) | PSRR | 100mV (peak-peak) 217Hz | | 57 | | dB |
| | | 100mV (peak-peak) 10kHz | | 57 | | |

Test Conditions

DBVDD1 = DBVDD2 = DBVDD3 = LDOVDD = CPVDD = AVDD = 1.8V,
 DCVDD = 1.2V (powered from LDO1), MICVDD = 3.0V (powered from LDO2), SPKVDDL = SPKVDDR = 4.2V,
 T_A = +25°C, 1kHz sinusoid signal, f_s = 48kHz, Input PGA gain = 0dB, 24-bit audio data unless otherwise stated.

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|--|------------------|--------------------------------------|--------|-----|-----|-------------------|
| DAC to Headphone Output (HPOUT2L, HPOUT2R; R_L = 32Ω) | | | | | | |
| Maximum output power | P _O | 0.1% THD+N | | 27 | | mW |
| Signal to Noise Ratio | SNR | A-weighted, Output signal = 1Vrms | | 109 | | dB |
| Total Harmonic Distortion | THD | P _O = 20mW | | -90 | | dB |
| Total Harmonic Distortion Plus Noise | THD+N | P _O = 20mW | | -88 | | dB |
| Total Harmonic Distortion | THD | P _O = 5mW | | -90 | | dB |
| Total Harmonic Distortion Plus Noise | THD+N | P _O = 5mW | | -88 | | dB |
| Channel separation (Left/Right) | | P _O = 20mW | | 75 | | dB |
| Output noise floor | | A-weighted | | 3 | | μV _{RMS} |
| PSRR (DBVDDn, LDOVDD, CPVDD, AVDD) | PSRR | 100mV (peak-peak) 217Hz | | 57 | | dB |
| | | 100mV (peak-peak) 10kHz | | 57 | | |
| DAC to Headphone Output (HPOUT2L, HPOUT2R; R_L = 16Ω) | | | | | | |
| Maximum output power | P _O | 0.1% THD+N | | 32 | | mW |
| Signal to Noise Ratio | SNR | A-weighted, Output signal = 1Vrms | 101 | 111 | | dB |
| Total Harmonic Distortion | THD | P _O = 20mW | | -88 | | dB |
| Total Harmonic Distortion Plus Noise | THD+N | P _O = 20mW | | -87 | | dB |
| Total Harmonic Distortion | THD | P _O = 5mW | | -85 | | dB |
| Total Harmonic Distortion Plus Noise | THD+N | P _O = 5mW | | -83 | -73 | dB |
| Channel separation (Left/Right) | | P _O = 20mW | | 75 | | dB |
| Output noise floor | | A-weighted | | 2.8 | 10 | μV _{RMS} |
| PSRR (DBVDDn, LDOVDD, CPVDD, AVDD) | PSRR | 100mV (peak-peak) 217Hz | | 57 | | dB |
| | | 100mV (peak-peak) 10kHz | | 57 | | |
| DAC to Line Output (HPOUT2L, HPOUT2R; Load = 10kΩ, 50pF) | | | | | | |
| Full-scale output signal level | V _{OUT} | 0dBFS input | 1 0 | | | Vrms dBV |
| Signal to Noise Ratio | SNR | A-weighted, Output signal = 1Vrms | 100 | 110 | | dB |
| Total Harmonic Distortion | THD | 0dBFS input | | -87 | | dB |
| Total Harmonic Distortion Plus Noise | THD+N | 0dBFS input | | -85 | -75 | dB |
| Channel separation (Left/Right) | | | | 105 | | dB |
| Output noise floor | | A-weighted | | 3.5 | 10 | μV _{RMS} |
| PSRR (DBVDDn, LDOVDD, CPVDD, AVDD) | PSRR | 100mV (peak-peak) 217Hz | | 57 | | dB |
| | | 100mV (peak-peak) 10kHz | | 57 | | |

Test Conditions

DBVDD1 = DBVDD2 = DBVDD3 = LDOVDD = CPVDD = AVDD = 1.8V,
 DCVDD = 1.2V (powered from LDO1), MICVDD = 3.0V (powered from LDO2), SPKVDDL = SPKVDDR = 4.2V,
 $T_A = +25^\circ\text{C}$, 1kHz sinusoid signal, $f_s = 48\text{kHz}$, Input PGA gain = 0dB, 24-bit audio data unless otherwise stated.

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|--|--------|--------------------------------------|-----|-----|------|----------------------------|
| DAC to Earpiece Output (HPOUT2L, HPOUT2R, Mono Mode, $R_L = 32\Omega$ BTL) | | | | | | |
| Maximum output power | P_O | 0.1% THD+N | | 85 | | mW |
| | | 5% THD+N | | 100 | | |
| Signal to Noise Ratio | SNR | A-weighted, Output signal = 2Vrms | | 112 | | dB |
| Total Harmonic Distortion | THD | $P_O = 50\text{mW}$ | | -90 | | dB |
| Total Harmonic Distortion Plus Noise | THD+N | $P_O = 50\text{mW}$ | | -88 | | dB |
| Total Harmonic Distortion | THD | $P_O = 5\text{mW}$ | | -90 | | dB |
| Total Harmonic Distortion Plus Noise | THD+N | $P_O = 5\text{mW}$ | | -88 | | dB |
| Output noise floor | | A-weighted | | 6 | | μV_{RMS} |
| PSRR (DBVDDn, LDOVDD, CPVDD, AVDD) | PSRR | 100mV (peak-peak) 217Hz | | 57 | | dB |
| | | 100mV (peak-peak) 10kHz | | 57 | | |
| DAC to Earpiece Output (EPOUTP+EPOUTN, $R_L = 32\Omega$ BTL) | | | | | | |
| Maximum output power | P_O | 0.1% THD+N | | 80 | | mW |
| | | 5% THD+N | | 100 | | |
| Signal to Noise Ratio | SNR | A-weighted, Output signal = 2Vrms | 99 | 109 | | dB |
| Total Harmonic Distortion | THD | $P_O = 50\text{mW}$ | | -86 | | dB |
| Total Harmonic Distortion Plus Noise | THD+N | $P_O = 50\text{mW}$ | | -84 | | dB |
| Total Harmonic Distortion | THD | $P_O = 5\text{mW}$ | | -85 | | dB |
| Total Harmonic Distortion Plus Noise | THD+N | $P_O = 5\text{mW}$ | | -83 | -73 | dB |
| Output noise floor | | A-weighted | | 3.5 | 10.5 | μV_{RMS} |
| PSRR (DBVDDn, LDOVDD, CPVDD, AVDD) | PSRR | 100mV (peak-peak) 217Hz | | 52 | | dB |
| | | 100mV (peak-peak) 10kHz | | 52 | | |
| DAC to Earpiece Output (EPOUTP+EPOUTN, $R_L = 16\Omega$ BTL) | | | | | | |
| Maximum output power | P_O | 0.1% THD+N | | 80 | | mW |
| | | 10% THD+N | | 105 | | |
| Signal to Noise Ratio | SNR | A-weighted, Output signal = 2Vrms | | 111 | | dB |
| Total Harmonic Distortion | THD | $P_O = 50\text{mW}$ | | -92 | | dB |
| Total Harmonic Distortion Plus Noise | THD+N | $P_O = 50\text{mW}$ | | -90 | | dB |
| Total Harmonic Distortion | THD | $P_O = 5\text{mW}$ | | -84 | | dB |
| Total Harmonic Distortion Plus Noise | THD+N | $P_O = 5\text{mW}$ | | -82 | | dB |
| Output noise floor | | A-weighted | | 3 | | μV_{RMS} |
| PSRR (DBVDDn, LDOVDD, CPVDD, AVDD) | PSRR | 100mV (peak-peak) 217Hz | | 52 | | dB |
| | | 100mV (peak-peak) 10kHz | | 52 | | |

Test Conditions

DBVDD1 = DBVDD2 = DBVDD3 = LDOVDD = CPVDD = AVDD = 1.8V,
 DCVDD = 1.2V (powered from LDO1), MICVDD = 3.0V (powered from LDO2), SPKVDDL = SPKVDDR = 4.2V,
 T_A = +25°C, 1kHz sinusoid signal, f_s = 48kHz, Input PGA gain = 0dB, 24-bit audio data unless otherwise stated.

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---|----------------|--|-----|-----|-----|-------------------|
| DAC to Speaker Output (SPKOUTLP+SPKOUTLN, SPKOUTRP+SPKOUTRN, Load = 8Ω, 22μH, BTL) High Performance mode (OUT4_OSR=1) | | | | | | |
| Maximum output power | P _O | SPKVDD = 5.0V, 1% THD+N | | 1.4 | | W |
| | | SPKVDD = 4.2V, 1% THD+N | | 1.0 | | |
| | | SPKVDD = 3.6V, 1% THD+N | | 0.7 | | |
| Signal to Noise Ratio | SNR | A-weighted, Output signal = 3.3Vrms | 82 | 97 | | dB |
| Total Harmonic Distortion | THD | P _O = 0.9W | | -70 | | dB |
| Total Harmonic Distortion Plus Noise | THD+N | P _O = 0.9W | | -68 | | dB |
| Total Harmonic Distortion | THD | P _O = 0.5W | | -70 | | dB |
| Total Harmonic Distortion Plus Noise | THD+N | P _O = 0.5W | | -68 | -57 | dB |
| Channel separation (Left/Right) | | P _O = 0.5W | | 105 | | dB |
| Output noise floor | | A-weighted | | 55 | 300 | μV _{RMS} |
| PSRR (DBVDDn, LDOVDD, CPVDD, AVDD) | PSRR | 100mV (peak-peak) 217Hz | | 60 | | dB |
| | | 100mV (peak-peak) 10kHz | | 60 | | |
| PSRR (SPKVDDL, SPKVDDR) | PSRR | 100mV (peak-peak) 217Hz | | 70 | | dB |
| | | 100mV (peak-peak) 10kHz | | 70 | | |
| DAC to Speaker Output (SPKOUTLP+SPKOUTLN, SPKOUTRP+SPKOUTRN, Load = 4Ω, 15μH, BTL) High Performance mode (OUT4_OSR=1) | | | | | | |
| Maximum output power | P _O | SPKVDD = 5.0V, 1% THD+N | | 2.5 | | W |
| | | SPKVDD = 4.2V, 1% THD+N | | 1.8 | | |
| | | SPKVDD = 3.6V, 1% THD+N | | 1.3 | | |
| Signal to Noise Ratio | SNR | A-weighted, Output signal = 3.3Vrms | | 95 | | dB |
| Total Harmonic Distortion | THD | P _O = 1.0W | | -64 | | dB |
| Total Harmonic Distortion Plus Noise | THD+N | P _O = 1.0W | | -62 | | dB |
| Total Harmonic Distortion | THD | P _O = 0.5W | | -66 | | dB |
| Total Harmonic Distortion Plus Noise | THD+N | P _O = 0.5W | | -64 | | dB |
| Channel separation (Left/Right) | | P _O = 0.5W | | 105 | | dB |
| Output noise floor | | A-weighted | | 55 | | μV _{RMS} |
| PSRR (DBVDDn, LDOVDD, CPVDD, AVDD) | PSRR | 100mV (peak-peak) 217Hz | | 60 | | dB |
| | | 100mV (peak-peak) 10kHz | | 60 | | |
| PSRR (SPKVDDL, SPKVDDR) | PSRR | 100mV (peak-peak) 217Hz | | 70 | | dB |
| | | 100mV (peak-peak) 10kHz | | 70 | | |

Test Conditions

The following electrical characteristics are valid across the full range of recommended operating conditions.

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|--|----------|--|--------------------------|-----|--------------------------|------------|
| Digital Input / Output (except DMICDATn and DMICCLKn) | | | | | | |
| Digital I/O is referenced to DBVDD1, DBVDD2 or DBVDD3. See "Pin Description" for the domain applicable to each pin. See "Recommended Operating Conditions" for the valid operating voltage range of each DBVDDn domain. | | | | | | |
| Input HIGH Level | V_{IH} | $V_{DBVDDn} = 1.8V \pm 10\%$ | $0.65 \times V_{DBVDDn}$ | | | V |
| | | $V_{DBVDDn} = 3.3V \pm 10\%$ | $0.7 \times V_{DBVDDn}$ | | | |
| Input LOW Level | V_{IL} | $V_{DBVDDn} = 1.8V \pm 10\%$ | | | $0.35 \times V_{DBVDDn}$ | V |
| | | $V_{DBVDDn} = 3.3V \pm 10\%$ | | | $0.3 \times V_{DBVDDn}$ | |
| Note that digital input pins should not be left unconnected or floating. | | | | | | |
| Output HIGH Level | V_{OH} | $I_{OH} = 1mA$ | $0.9 \times V_{DBVDDn}$ | | | V |
| Output LOW Level | V_{OL} | $I_{OL} = -1mA$ | | | $0.1 \times V_{DBVDDn}$ | V |
| Input capacitance | | | | 10 | | pF |
| Input leakage | | | -1 | | 1 | μA |
| Pull-up resistance (where applicable) | | | 42 | 49 | 56 | k Ω |
| Pull-down resistance (where applicable) | | | 80 | 105 | 130 | k Ω |
| Digital Microphone Input / Output (DMICDATn and DMICCLKn) | | | | | | |
| DMICDATn and DMICCLKn are each referenced to a selectable supply, V_{SUP}, according to the INn_DMIC_SUP registers | | | | | | |
| DMICDATn input HIGH Level | V_{IH} | | $0.65 \times V_{SUP}$ | | | V |
| DMICDATn input LOW Level | V_{IL} | | | | $0.35 \times V_{SUP}$ | V |
| DMICCLKn output HIGH Level | V_{OH} | $I_{OH} = 1mA$ | $0.8 \times V_{SUP}$ | | | V |
| DMICCLKn output LOW Level | V_{OL} | $I_{OL} = -1mA$ | | | $0.2 \times V_{SUP}$ | V |
| Input capacitance | | | | 10 | | pF |
| Input leakage | | | -1 | | 1 | μA |
| SLIMbus Digital Input / Output (SLIMCLK and SLIMDAT) | | | | | | |
| 1.8V I/O Signalling (ie. $1.65V \leq DBVDD1 \leq 1.95V$) | | | | | | |
| Input HIGH Level | V_{IH} | | $0.65 \times V_{DBVDD1}$ | | | V |
| Input LOW Level | V_{IL} | | | | $0.35 \times V_{DBVDD1}$ | V |
| Output HIGH Level | V_{OH} | $I_{OH} = 1mA$ | $0.9 \times V_{DBVDD1}$ | | | V |
| Output LOW Level | V_{OL} | $I_{OL} = -1mA$ | | | $0.1 \times V_{DBVDD1}$ | V |
| Pin capacitance | | | | | 5 | pF |
| General Purpose Input / Output (GPIO) | | | | | | |
| Clock output frequency | | GPIO pin configured as OPCLK or FLL output | | | 26.5 | MHz |

Test Conditions

$f_s \leq 48\text{kHz}$

With the exception of the condition(s) noted above, the following electrical characteristics are valid across the full range of recommended operating conditions.

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|----------------------------------|--------|---|----------|--------|----------|------|
| ADC Decimation Filters | | | | | | |
| Passband | | +/- 0.05dB | 0 | | 0.454 fs | |
| | | -6dB | | 0.5 fs | | |
| Passband ripple | | | | | +/- 0.05 | dB |
| Stopband | | | 0.546 fs | | | |
| Stopband attenuation | | $f > 0.546 \text{ fs}$ | 85 | | | dB |
| Signal path delay | | Analogue input to Digital AIF output | | | 2 | ms |
| DAC Interpolation Filters | | | | | | |
| Passband | | +/- 0.05dB | 0 | | 0.454 fs | |
| | | -6dB | | 0.5 fs | | |
| Passband ripple | | | | | +/- 0.05 | dB |
| Stopband | | | 0.546 fs | | | |
| Stopband attenuation | | $f > 0.546 \text{ fs}$ | 85 | | | dB |
| Signal path delay | | Digital AIF input to Analogue output | | | 1.5 | ms |

Test Conditions

DBVDD1 = DBVDD2 = DBVDD3 = LDOVDD = CPVDD = AVDD = 1.8V,
 DCVDD = 1.2V (powered from LDO1), MICVDD = 3.0V (powered from LDO2), SPKVDDL = SPKVDDR = 4.2V,
 $T_A = +25^\circ\text{C}$, 1kHz sinusoid signal, $f_s = 48\text{kHz}$, Input PGA gain = 0dB, 24-bit audio data unless otherwise stated.

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNIT | |
|---|----------------------|--|------|-------------|-------|------------------------|---|
| Microphone Bias (MICBIAS1, MICBIAS2, MICBIAS3) | | | | | | | |
| Note - No capacitor on MICBIASn | | | | | | | |
| Note - In regulator mode, it is required that $V_{\text{MICVDD}} - V_{\text{MICBIASn}} > 200\text{mV}$ | | | | | | | |
| Minimum Bias Voltage | V_{MICBIAS} | Regulator mode (MICBn_BYPASS=0) Load current $\leq 1.0\text{mA}$ | | 1.5 | | V | |
| Maximum Bias Voltage | | | | 2.8 | | V | |
| Bias Voltage output step size | | | | | 0.1 | | V |
| Bias Voltage accuracy | | | | -5% | | +5% | V |
| Bias Current | | Regulator mode (MICBn_BYPASS=0), $V_{\text{MICVDD}} - V_{\text{MICBIAS}} > 200\text{mV}$ | | | 2.4 | mA | |
| | | Bypass mode (MICBn_BYPASS=1) | | | 5.0 | | |
| Output Noise Density | | Regulator mode (MICBn_BYPASS=0), MICBn_LVL = 4h, Load current = 1mA, Measured at 1kHz | | 50 | | nV/ $\sqrt{\text{Hz}}$ | |
| Integrated noise voltage | | Regulator mode (MICBn_BYPASS=0), MICBn_LVL = 4h, Load current = 1mA, 100Hz to 7kHz, A-weighted | | 4 | | μVrms | |
| Power Supply Rejection Ratio (DBVDDn, LDOVDD, CPVDD, AVDD) | PSRR | 100mV (peak-peak) 217Hz | | 95 | | dB | |
| | | 100mV (peak-peak) 10kHz | | 65 | | | |
| Load capacitance | | Regulator mode (MICBn_BYPASS=0), MICBn_EXT_CAP=0 | | | 50 | pF | |
| | | Regulator mode (MICBn_BYPASS=0), MICBn_EXT_CAP=1 | 1.8 | 4.7 | | μF | |
| Output discharge resistance | | MICBn_ENA=0, MICBn_DISCH=1 | | 5 | | k Ω | |
| External Accessory Detect | | | | | | | |
| Load impedance detection range (HPDETL or HPDETR) | | HP_IMPEDANCE_ RANGE=00 | 4 | | 80 | Ω | |
| | | HP_IMPEDANCE_ RANGE=01 | 70 | | 1000 | | |
| | | HP_IMPEDANCE_ RANGE=10 | 1000 | | 10000 | | |
| Load impedance detection accuracy (HPDETL or HPDETR) | | | -30 | | +30 | % | |
| Load impedance detection range (MICDET1 or MICDET2) 2.2k Ω (2%) MICBIAS resistor. Note these characteristics assume no other component is connected to MICDETN. See "Applications Information" for recommended external components when a typical microphone is present. | | for MICD_LVL[0] = 1 | 0 | | 3 | Ω | |
| | | for MICD_LVL[1] = 1 | 17 | | 21 | | |
| | | for MICD_LVL[2] = 1 | 36 | | 44 | | |
| | | for MICD_LVL[3] = 1 | 62 | | 88 | | |
| | | for MICD_LVL[4] = 1 | 115 | | 160 | | |
| | | for MICD_LVL[5] = 1 | 207 | | 381 | | |
| Jack Detection input threshold voltage (JACKDET) | V_{JACKDET} | Jack insertion | | 0.5 x AVDD | | V | |
| | | Jack removal | | 0.85 x AVDD | | | |

Test Conditions

DBVDD1 = DBVDD2 = DBVDD3 = LDOVDD = CPVDD = AVDD = 1.8V,
 DCVDD = 1.2V (powered from LDO1), MICVDD = 3.0V (powered from LDO2), SPKVDDL = SPKVDDR = 4.2V,
 T_A = +25°C, 1kHz sinusoid signal, fs = 48kHz, Input PGA gain = 0dB, 24-bit audio data unless otherwise stated.

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|--|---------------------|---|-----|-----|-----|------|
| MICVDD Charge Pump and Regulator (CP2 and LDO2) | | | | | | |
| Output voltage | V _{MICVDD} | | 1.7 | 2.7 | 3.3 | V |
| Programmable output voltage step size | | | | 50 | | mV |
| Maximum output current | | | | 8 | | mA |
| Start-up time | | 4.7µF on MICVDD, I _{MICBIASn} = 1mA | | 4.5 | | ms |
| Frequency Locked Loop (FLL1, FLL2) | | | | | | |
| Output frequency | | Normal operation, input reference supplied | 13 | | 52 | MHz |
| | | Free-running mode, no reference supplied | | 30 | | |
| Lock Time | | F _{REF} = 32kHz, F _{OUT} = 24.576MHz | | 10 | | ms |
| | | F _{REF} = 12MHz, F _{OUT} = 24.576MHz | | 1 | | |
| RESET pin Input | | | | | | |
| RESET input pulse width (To trigger a Hardware Reset, the RESET input must be asserted for longer than this duration) | | | 1 | | | µs |

Test Conditions

The following electrical characteristics are valid across the full range of recommended operating conditions.

| Device Reset Thresholds | | | | | | |
|--------------------------------|---------------------|--|------|--|------|---|
| AVDD Reset Threshold | V _{AVDD} | | 0.54 | | 0.96 | V |
| DCVDD Reset Threshold | V _{DCVDD} | | 0.59 | | 0.81 | V |
| DBVDD1 Reset Threshold | V _{DBVDD1} | | 0.54 | | 0.96 | V |

Note that the reset thresholds are derived from simulations only, across all operational and process corners.
 Device performance is not assured outside the voltage ranges defined in the "Recommended Operating Conditions" section. Refer to this section for the WM5102 power-up sequencing requirements.